CVS commit: pkgsrc

[Dan McMahill <dmcmahill%netbsd.org@localhost>]

Module Name:    pkgsrc
Committed By:   dmcmahill
Date:           Thu May 11 01:33:51 UTC 2000

Modified Files:
        pkgsrc/cad/verilog-current: Makefile
        pkgsrc/cad/verilog-current/files: md5 patch-sum
        pkgsrc/cad/verilog-current/patches: patch-aa patch-ad
        pkgsrc/cad/verilog-current/pkg: DESCR

Log Message:
update to 20000506 snapshot.

changes from the last packaged snapshot (from the authors announcement):

---------------Icarus Verilog 20000506 Snapshot------------------
A lot of internal reworking has been done on this, so there might be
problems with things like symbol binding. But I think this is much better
then the last snapshot. I am once again starting to think about a
stable release. I'll shoot for the end of May, so if there is anything
you want to see in that release, start pestering me.

The big job has been a rewrite of the symbol table that holds signals.
The previous elaboration and lookup code for signals/memories did not
work properly when hierarchical names were used in the context of tasks
and functions. Also, the old table kept all the signals is a single
lookup table that failed to take advantage of knowledge of the current
scope.

All that is changed. signals are now elaborated after parameters and
before processes, so all hierarchical accesses should work properly now,
no matter how contorted. I've also fixed some bugs with function/task
parameter passing.

I've also added some infrastructure for supporting system functions, and
I've added an implementation of the $random system function. This currently
uses the native random(3) C library function, but once I get access to the
standardized algorithm, I'll implement that.

There are also a few fixes to elaboration of ternary operators. They were
a bit touchy about result bit widths.

A few preprocessor bugs have been fixed, especially related to the
`ifdef/`endif tokens. People are all the sudden starting to use the
Icarus Verilog preprocessor, so some long-standing bugs have been caught.

The iverilog command had a few path problems fixed, and the remaining
necessary switches have been added. I really encourage people to start
using iverilog in place of verilog. The test suite now uses iverilog to
run the compiler, so should you. There is a man page.


To generate a diff of this commit:
cvs rdiff -r1.4 -r1.5 pkgsrc/cad/verilog-current/Makefile
cvs rdiff -r1.4 -r1.5 pkgsrc/cad/verilog-current/files/md5 \
    pkgsrc/cad/verilog-current/files/patch-sum
cvs rdiff -r1.1 -r1.2 pkgsrc/cad/verilog-current/patches/patch-aa
cvs rdiff -r1.4 -r1.5 pkgsrc/cad/verilog-current/patches/patch-ad
cvs rdiff -r1.1.1.1 -r1.2 pkgsrc/cad/verilog-current/pkg/DESCR

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.