Source-Changes archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

CVS commit: syssrc/sys/arch/evbarm/iq80310



Module Name:    syssrc
Committed By:   thorpej
Date:           Wed Nov 28 01:32:00 UTC 2001

Modified Files:
        syssrc/sys/arch/evbarm/iq80310: iq80310_irq.S

Log Message:
When processing ASTs:
- Loop until astpending is clear upon return from ast().
- Clear astpending *before* re-enabling interrupts.


To generate a diff of this commit:
cvs rdiff -r1.2 -r1.3 syssrc/sys/arch/evbarm/iq80310/iq80310_irq.S

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.




Home | Main Index | Thread Index | Old Index