Source-Changes archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
CVS commit: basesrc/lib/libc/arch/alpha/gen
Module Name: basesrc
Committed By: ross
Date: Mon Jan 21 23:40:42 UTC 2002
Modified Files:
basesrc/lib/libc/arch/alpha/gen: divrem.m4
Log Message:
Don't intentionally enable integer overflow traps (ITOH Yasufumi)
Closes port-alpha/10065
To generate a diff of this commit:
cvs rdiff -r1.8 -r1.9 basesrc/lib/libc/arch/alpha/gen/divrem.m4
Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.
Home |
Main Index |
Thread Index |
Old Index