Source-Changes archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

Re: CVS commit: src



On Fri, 30 May 2008, Christoph Egger wrote:

Christos Zoulas wrote:
Module Name:    src
Committed By:   christos
Date:           Fri May 30 18:49:03 UTC 2008

Modified Files:
        src/sys/arch/x86/include: cacheinfo.h
        src/sys/arch/x86/x86: identcpu.c
        src/usr.sbin/cpuctl/arch: i386.c

Log Message:
- fix an amd cache entry.
- merge tables
- support phenom
from Paul Goyette

The array termination needs to be fixed.
For AMD's L3 cache, 0 means it is disabled.

I'll work on that!

In the meantime, you need to remove the #undef __CI_TBL from line #219 of cacheinfo.h


----------------------------------------------------------------------
|   Paul Goyette   | PGP DSS Key fingerprint: |  E-mail addresses:   |
| Customer Service | FA29 0E3B 35AF E8AE 6651 |  paul%whooppee.com@localhost   |
| Network Engineer | 0786 F758 55DE 53BA 7731 | pgoyette%juniper.net@localhost |
----------------------------------------------------------------------


Home | Main Index | Thread Index | Old Index