CVS commit: src/sys/arch/x86/include

To: source-changes%NetBSD.org@localhost
Subject: CVS commit: src/sys/arch/x86/include
From: "SAITOH Masanobu" <msaitoh%netbsd.org@localhost>
Date: Mon, 12 Mar 2018 06:20:33 +0000

Module Name:    src
Committed By:   msaitoh
Date:           Mon Mar 12 06:20:33 UTC 2018

Modified Files:
        src/sys/arch/x86/include: cacheinfo.h

Log Message:
 Add 3way and 6way of L2 cache or TLB on AMD CPU.


To generate a diff of this commit:
cvs rdiff -u -r1.24 -r1.25 src/sys/arch/x86/include/cacheinfo.h

Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.

Prev by Date: CVS commit: [pgoyette-compat] src/doc
Next by Date: CVS commit: src/sys/arch/x86
Previous by Thread: CVS commit: [pgoyette-compat] src/doc
Next by Thread: CVS commit: src/sys/arch/x86
Indexes:

Home | Main Index | Thread Index | Old Index