Source-Changes archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
CVS commit: src/sys/arch/riscv/riscv
Module Name: src
Committed By: skrll
Date: Sat Jun 24 07:23:07 UTC 2023
Modified Files:
src/sys/arch/riscv/riscv: cpu.c
Log Message:
Always initialise ci_tlb_info in cpu_info_store[0].
Fixes non-MP boot for me.
To generate a diff of this commit:
cvs rdiff -u -r1.2 -r1.3 src/sys/arch/riscv/riscv/cpu.c
Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.
Home |
Main Index |
Thread Index |
Old Index