Port-i386 archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
Re: panic during cpu_attach() on core i7
On Wed, 30 Sep 2009, Tobias Nygren wrote:
On Tue, 29 Sep 2009 16:25:21 -0700 (PDT)
Paul Goyette <paul%whooppee.com@localhost> wrote:
Hmm, it works just fine using port-amd64.... See attached dmesg.
No it doesn't -- I see the same panic on both i386 and amd64.
Perhaps we should add port-amd64 to the cc list for this thread?
This is a core i7 860, I guess that must matter.
Yeah, it could be model-specific. Mine is a 920, and has been running
without any noticeable problems since I installed some months ago:
{101} cpuctl identify 0
cpu0: Intel Core i7 (Nehalem) (686-class), 2672.82 MHz, id 0x106a5
cpu0: features 0xbfebfbff<FPU,VME,DE,PSE,TSC,MSR,PAE,MCE,CX8,APIC,SEP,MTRR>
cpu0: features 0xbfebfbff<PGE,MCA,CMOV,PAT,PSE36,CFLUSH,DS,ACPI,MMX,FXSR>
cpu0: features 0xbfebfbff<SSE,SSE2,SS,HTT,TM,SBF>
cpu0: features2 0x98e3bd<SSE3,DTES64,MONITOR,DS-CPL,VMX,EST,TM2,SSSE3,CX16>
cpu0: features2 0x98e3bd<xTPR,PDCM,SSE41,SSE42,POPCNT>
cpu0: features3 0x28100800<SYSCALL/SYSRET,XD,EM64T>
cpu0: features4 0x1<LAHF>
cpu0: "Intel(R) Core(TM) i7 CPU 920 @ 2.67GHz"
cpu0: I-cache 32KB 64B/line 4-way, D-cache 32KB 64B/line 8-way
cpu0: L2 cache 256KB 64B/line 8-way
cpu0: ITLB 64 4KB entries 4-way
cpu0: DTLB 64 4KB entries 4-way
cpu0: L3 cache 8MB 64B/line 16-way
cpu0: Initial APIC ID 2
cpu0: Cluster/Package ID 0
cpu0: Core ID 1
cpu0: SMT ID 0
cpu0: family 06 model 0a extfamily 00 extmodel 01
{102}
-------------------------------------------------------------------------
| Paul Goyette | PGP DSS Key fingerprint: | E-mail addresses: |
| Customer Service | FA29 0E3B 35AF E8AE 6651 | paul at whooppee.com |
| Network Engineer | 0786 F758 55DE 53BA 7731 | pgoyette at juniper.net |
| Kernel Developer | | pgoyette at netbsd.org |
-------------------------------------------------------------------------
Home |
Main Index |
Thread Index |
Old Index