Re: TRAP CALL

[karan khanna <karan%cdotd.ernet.in@localhost>]

Ignatios Souvatzis wrote:

On Tue, May 09, 2000 at 02:06:41PM +0530, karan khanna wrote:
> Can any body tell me how various TRAP calls ,which were implemented
> earlier in previous versions of Motorolla micro processors viz-68k
> family, can be implemented in case of POWERPC.
> I can provide specific data if any body interested.

Uhm, I'm not sure what exactly you want...

most of the situations leading to traps on m68k create some exception on
the PowerPC cpus. Read the PPC Programming Environments Manual for details,
or the particular CPUs User's manual, for details. They are available as
PDF documents from Motorola's WWW site (http://www.mot.com/)

Regards,

Thanks for the reply ... I can make the problem clear to you... In case
of m68k there
are more than one trap calls
implemeted which on calling lead to different vectors and so can have
different
handling but in case of POWERPC (
particularly specifing M8260) has only one TRAP which is genrated according
to
special conditions viz illegal instruction
or priviledge instruction or any condition in trap instruction is met--the
exception
is 007. But if I want to implement
another trap call which can index into different vector how can that
be possible. If
you have any idea please reply.

thanks
karan

-- 
***************************************************************************

When the going gets tough...
        The tough get going.

***************************************************************************
 
begin:vcard 
n:KHANNA;KARAN
x-mozilla-html:TRUE
org:C-DOT;CDOS(OS)
adr:;;;;;;
version:2.1
email;internet:karan%cdotd.ernet.in@localhost,karan_khanna%www.com@localhost
title:R.E.
note:room no:-831
x-mozilla-cpt:;0
fn:KARAN KHANNA
end:vcard