Port-sparc64 archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

Re: SMP support for sparc64





Takeshi Nakayama schrieb:
Hi folks,

Hi,

I have tested you binary with a Userspace from yesterday on a E420R.
Booting is ok - had some known trouble with siop resets, but this is not new. I scsi controller freaks out. It's a hardware problem on my machine - but the other stuff works.
try to put some load on the system, for more then one hour. No problem.
But I had a "Red State Exception" on halting the system. That's new, but seem to have no bad side-effect:

gold# halt Mar 12 20:19:52 halt: halted by root Mar 12 20:19:52 gold halt: halted by root Mar 12 20:19:52 gold syslogd: Exiting on signal 15 syncing disks... done unmounting file systems... done cpu1: shutting down RED State Exception TL=0000.0000.0000.0005 TT=0000.0000.0000.0010 TPC=0000.0000.0180.4200 TnPC=0000.0000.0180.4204 TShalted 5AProgram terminated1 01} ok 0000.0000.0000.0004 TT=0000.0000.0000.0010 TPC=0000.0000.0180.4200 TnPC=0000.0000.0180.4204 TSTATE=0000.0000.1d00.1500 TL=0000.0000.0000.0003 TT=0000.0000.0000.0010 TPC=0000.0000.0180.4200 TnPC=0000.0000.0180.4204 TSTATE=0000.0000.1d00.1500 TL=0000.0000.0000.0002 TT=0000.0000.0000.0010 TPC=0000.0000.0180.0d00 TnPC=0000.0000.0180.0d04 TSTATE=0000.0000.1d04.1400 TL=0000.0000.0000.0001 TT=0000.0000.0000.0068 TPC=0000.0000.f002.7bf8 TnPC=0000.0000.f002.7bfc TSTATE=0000.0000.1d08.1400 Externally Initiated Reset {1} ok

------------------------------------------------------------------------

My system E420R with 4GB ram and two processors installed. I could put in slower ones if you need some other configuration.

cpu0 at mainbus0: SUNW,UltraSPARC-II @ 450.031 MHz, UPA id 1 cpu0: 32K instruction (32 b/l), 16K data (32 b/l), 4096K external (64 b/l) cpu1 at mainbus0: SUNW,UltraSPARC-II @ 450.031 MHz, UPA id 2 cpu1: 32K instruction (32 b/l), 16K data (32 b/l), 4096K external (64 b/l)

Best Regards
Stephan


Home | Main Index | Thread Index | Old Index