Source-Changes-HG archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

[src/trunk]: src/sys/arch/arm/cortex Cortex A5 also uses PPI 27 for timer.



details:   https://anonhg.NetBSD.org/src/rev/3c2faf742836
branches:  trunk
changeset: 433654:3c2faf742836
user:      skrll <skrll%NetBSD.org@localhost>
date:      Tue Sep 25 20:55:34 2018 +0000

description:
Cortex A5 also uses PPI 27 for timer.

ODROID-C1 boots again.

diffstat:

 sys/arch/arm/cortex/armperiph.c |  4 ++--
 1 files changed, 2 insertions(+), 2 deletions(-)

diffs (21 lines):

diff -r fca1061dfc2d -r 3c2faf742836 sys/arch/arm/cortex/armperiph.c
--- a/sys/arch/arm/cortex/armperiph.c   Tue Sep 25 20:50:10 2018 +0000
+++ b/sys/arch/arm/cortex/armperiph.c   Tue Sep 25 20:55:34 2018 +0000
@@ -32,7 +32,7 @@
 
 #include <sys/cdefs.h>
 
-__KERNEL_RCSID(1, "$NetBSD: armperiph.c,v 1.14 2018/08/15 06:00:02 skrll Exp $");
+__KERNEL_RCSID(1, "$NetBSD: armperiph.c,v 1.15 2018/09/25 20:55:34 skrll Exp $");
 
 #include <sys/param.h>
 #include <sys/device.h>
@@ -230,7 +230,7 @@
                        .mpcaa_off1 = cfg->cfg_devices[i].pi_off1,
                        .mpcaa_off2 = cfg->cfg_devices[i].pi_off2,
                };
-#if defined(CPU_CORTEXA9)
+#if defined(CPU_CORTEXA9) || defined(CPU_CORTEXA5)
                if (strcmp(mpcaa.mpcaa_name, "arma9tmr") == 0)
                        mpcaa.mpcaa_irq = IRQ_A9TMR_PPI_GTIMER;
 #endif



Home | Main Index | Thread Index | Old Index