Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/trunk]: src/sys/arch Spell endianness correctly in comments
details: https://anonhg.NetBSD.org/src/rev/cec714b2c74d
branches: trunk
changeset: 452606:cec714b2c74d
user: skrll <skrll%NetBSD.org@localhost>
date: Wed Jul 17 08:39:03 2019 +0000
description:
Spell endianness correctly in comments
diffstat:
sys/arch/aarch64/aarch64/locore.S | 6 +++---
sys/arch/powerpc/include/ibm4xx/pmap.h | 4 ++--
2 files changed, 5 insertions(+), 5 deletions(-)
diffs (45 lines):
diff -r 1ee69db33d90 -r cec714b2c74d sys/arch/aarch64/aarch64/locore.S
--- a/sys/arch/aarch64/aarch64/locore.S Wed Jul 17 07:07:59 2019 +0000
+++ b/sys/arch/aarch64/aarch64/locore.S Wed Jul 17 08:39:03 2019 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: locore.S,v 1.38 2019/07/15 11:46:53 skrll Exp $ */
+/* $NetBSD: locore.S,v 1.39 2019/07/17 08:39:03 skrll Exp $ */
/*
* Copyright (c) 2017 Ryo Shimizu <ryo%nerv.org@localhost>
@@ -38,7 +38,7 @@
#include <aarch64/hypervisor.h>
#include "assym.h"
-RCSID("$NetBSD: locore.S,v 1.38 2019/07/15 11:46:53 skrll Exp $")
+RCSID("$NetBSD: locore.S,v 1.39 2019/07/17 08:39:03 skrll Exp $")
/*#define DEBUG_LOCORE /* debug print */
@@ -976,7 +976,7 @@
sctlr_ee:
- .quad (SCTLR_EE | SCTLR_EOE) /* Endiannes of Exception and EL0 */
+ .quad (SCTLR_EE | SCTLR_EOE) /* Endianness of Exception and EL0 */
sctlr_set:
.quad ( \
SCTLR_LSMAOE | /* Load/Store Multiple Atomicity and Ordering */ \
diff -r 1ee69db33d90 -r cec714b2c74d sys/arch/powerpc/include/ibm4xx/pmap.h
--- a/sys/arch/powerpc/include/ibm4xx/pmap.h Wed Jul 17 07:07:59 2019 +0000
+++ b/sys/arch/powerpc/include/ibm4xx/pmap.h Wed Jul 17 08:39:03 2019 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: pmap.h,v 1.18 2018/04/19 21:50:07 christos Exp $ */
+/* $NetBSD: pmap.h,v 1.19 2019/07/17 08:39:03 skrll Exp $ */
/*
* Copyright 2001 Wasabi Systems, Inc.
@@ -82,7 +82,7 @@
#define KERNEL_PID 1 /* TLB PID to use for kernel translation */
/*
- * A TTE is a 16KB or greater TLB entry w/size and endiannes bits
+ * A TTE is a 16KB or greater TLB entry w/size and endianness bits
* stuffed in the (unused) low bits of the PA.
*/
#define TTE_PA_MASK 0xffffc000
Home |
Main Index |
Thread Index |
Old Index