Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/trunk]: src/sys/arch/newsmips/newsmips Make this compile.
details: https://anonhg.NetBSD.org/src/rev/dd5f5702e2d7
branches: trunk
changeset: 473817:dd5f5702e2d7
user: tsubai <tsubai%NetBSD.org@localhost>
date: Sun Jun 20 05:42:09 1999 +0000
description:
Make this compile.
diffstat:
sys/arch/newsmips/newsmips/locore_machdep.S | 14 +++++++++++++-
1 files changed, 13 insertions(+), 1 deletions(-)
diffs (28 lines):
diff -r 2963cbcd5efc -r dd5f5702e2d7 sys/arch/newsmips/newsmips/locore_machdep.S
--- a/sys/arch/newsmips/newsmips/locore_machdep.S Sun Jun 20 05:41:45 1999 +0000
+++ b/sys/arch/newsmips/newsmips/locore_machdep.S Sun Jun 20 05:42:09 1999 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: locore_machdep.S,v 1.4 1998/09/11 17:37:46 jonathan Exp $ */
+/* $NetBSD: locore_machdep.S,v 1.5 1999/06/20 05:42:09 tsubai Exp $ */
/*
* Copyright (c) 1992, 1993
@@ -171,6 +171,18 @@
END(splsoftnet)
/*
+ * nesting interrupt masks.
+ */
+#define MIPS_INT_MASK_SPL_SOFT0 MIPS_SOFT_INT_MASK_0
+#define MIPS_INT_MASK_SPL_SOFT1 (MIPS_SOFT_INT_MASK_1|MIPS_INT_MASK_SPL_SOFT0)
+#define MIPS_INT_MASK_SPL0 (MIPS_INT_MASK_0|MIPS_INT_MASK_SPL_SOFT1)
+#define MIPS_INT_MASK_SPL1 (MIPS_INT_MASK_1|MIPS_INT_MASK_SPL0)
+#define MIPS_INT_MASK_SPL2 (MIPS_INT_MASK_2|MIPS_INT_MASK_SPL1)
+#define MIPS_INT_MASK_SPL3 (MIPS_INT_MASK_3|MIPS_INT_MASK_SPL2)
+#define MIPS_INT_MASK_SPL4 (MIPS_INT_MASK_4|MIPS_INT_MASK_SPL3)
+#define MIPS_INT_MASK_SPL5 (MIPS_INT_MASK_5|MIPS_INT_MASK_SPL4)
+
+/*
* hardware-level spls for hardware where the device interrupt priorites
* are ordered, and map onto mips interrupt pins in increasing priority.
* This maps directly onto BSD spl levels.
Home |
Main Index |
Thread Index |
Old Index