Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/trunk]: src/sys/arch/mips/mips Fix a bug in cpu_switch() introduced with...
details: https://anonhg.NetBSD.org/src/rev/9232b1834813
branches: trunk
changeset: 481537:9232b1834813
user: thorpej <thorpej%NetBSD.org@localhost>
date: Tue Feb 01 18:49:03 2000 +0000
description:
Fix a bug in cpu_switch() introduced with the MIPSX_CPU_IDLE changes; we
have a 1 instruction delay after a load before the register contents are
valid on the R2000/R3000.
diffstat:
sys/arch/mips/mips/locore.S | 4 +++-
1 files changed, 3 insertions(+), 1 deletions(-)
diffs (25 lines):
diff -r eb03ab326431 -r 9232b1834813 sys/arch/mips/mips/locore.S
--- a/sys/arch/mips/mips/locore.S Tue Feb 01 18:38:50 2000 +0000
+++ b/sys/arch/mips/mips/locore.S Tue Feb 01 18:49:03 2000 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: locore.S,v 1.86 2000/01/28 15:18:32 takemura Exp $ */
+/* $NetBSD: locore.S,v 1.87 2000/02/01 18:49:03 thorpej Exp $ */
/*
* Copyright (c) 1992, 1993
@@ -304,6 +304,7 @@
sw t0, uvmexp+UVMEXP_SWTCH
bne t1, zero, 1f
lw t2, _C_LABEL(mips_locore_jumpvec) + MIPSX_CPU_IDLE
+ nop # for r2000/r3000
jal ra, t2
nop
1:
@@ -323,6 +324,7 @@
li t2, -1 # t2 = lowest bit set
bne t0, zero, 1f
lw t3, _C_LABEL(mips_locore_jumpvec) + MIPSX_CPU_IDLE
+ nop # for r2000/r3000
jal ra, t3
nop
1:
Home |
Main Index |
Thread Index |
Old Index