Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/trunk]: src/sys/arch/arm/arm32 Flesh XSCALE support.
details: https://anonhg.NetBSD.org/src/rev/fe533713ef3e
branches: trunk
changeset: 514570:fe533713ef3e
user: matt <matt%NetBSD.org@localhost>
date: Wed Sep 05 16:13:18 2001 +0000
description:
Flesh XSCALE support.
diffstat:
sys/arch/arm/arm32/cpu.c | 8 ++++++--
1 files changed, 6 insertions(+), 2 deletions(-)
diffs (36 lines):
diff -r c38d7cd3c2a3 -r fe533713ef3e sys/arch/arm/arm32/cpu.c
--- a/sys/arch/arm/arm32/cpu.c Wed Sep 05 16:12:36 2001 +0000
+++ b/sys/arch/arm/arm32/cpu.c Wed Sep 05 16:13:18 2001 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: cpu.c,v 1.3 2001/06/03 18:32:34 chris Exp $ */
+/* $NetBSD: cpu.c,v 1.4 2001/09/05 16:13:18 matt Exp $ */
/*
* Copyright (c) 1995 Mark Brinicombe.
@@ -299,7 +299,7 @@
{ "ARM9TDMI", NULL }, /* CPU_CLASS_ARM9TDMI */
{ "ARM9E-S", NULL }, /* CPU_CLASS_ARM9ES */
{ "SA-1", "CPU_SA110" }, /* CPU_CLASS_SA1 */
- { "Xscale", NULL }, /* CPU_CLASS_XSCALE */
+ { "Xscale", "CPU_XSCALE" }, /* CPU_CLASS_XSCALE */
};
/*
@@ -348,6 +348,7 @@
strcat(cpu->cpu_model, " IDC enabled");
break;
case CPU_CLASS_SA1:
+ case CPU_CLASS_XSCALE:
if ((cpu->cpu_ctrl & CPU_CONTROL_DC_ENABLE) == 0)
strcat(cpu->cpu_model, " DC disabled");
else
@@ -400,6 +401,9 @@
#ifdef CPU_SA110
case CPU_CLASS_SA1:
#endif
+#ifdef CPU_XSCALE
+ case CPU_CLASS_XSCALE:
+#endif
break;
default:
if (cpu_classes[cpu->cpu_class].class_option != NULL)
Home |
Main Index |
Thread Index |
Old Index