Source-Changes-HG archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

[src/trunk]: src/sys/dev/pci Turn off the damned TI `VCC protection' bit.



details:   https://anonhg.NetBSD.org/src/rev/2ec7679e6e3e
branches:  trunk
changeset: 500237:2ec7679e6e3e
user:      mycroft <mycroft%NetBSD.org@localhost>
date:      Fri Dec 08 21:51:02 2000 +0000

description:
Turn off the damned TI `VCC protection' bit.

diffstat:

 sys/dev/pci/pccbb.c    |  8 +++++++-
 sys/dev/pci/pccbbreg.h |  4 +++-
 2 files changed, 10 insertions(+), 2 deletions(-)

diffs (47 lines):

diff -r ad7622eabec4 -r 2ec7679e6e3e sys/dev/pci/pccbb.c
--- a/sys/dev/pci/pccbb.c       Fri Dec 08 21:41:14 2000 +0000
+++ b/sys/dev/pci/pccbb.c       Fri Dec 08 21:51:02 2000 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: pccbb.c,v 1.49 2000/12/08 10:24:14 haya Exp $  */
+/*     $NetBSD: pccbb.c,v 1.50 2000/12/08 21:51:02 mycroft Exp $       */
 
 /*
  * Copyright (c) 1998, 1999 and 2000
@@ -773,6 +773,12 @@
                pci_conf_write(pc, tag, PCI_CBCTRL, reg);
                break;
 
+       case CB_TI12XX:
+               reg = pci_conf_read(pc, tag, PCI_SYSCTRL);
+               reg |= PCI12XX_SYSCTRL_VCCPROT;
+               pci_conf_write(pc, tag, PCI_SYSCTRL, reg);
+               break;
+
        case CB_TOPIC95B:
                reg = pci_conf_read(pc, tag, TOPIC_SOCKET_CTRL);
                reg |= TOPIC_SOCKET_CTRL_SCR_IRQSEL;
diff -r ad7622eabec4 -r 2ec7679e6e3e sys/dev/pci/pccbbreg.h
--- a/sys/dev/pci/pccbbreg.h    Fri Dec 08 21:41:14 2000 +0000
+++ b/sys/dev/pci/pccbbreg.h    Fri Dec 08 21:51:02 2000 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: pccbbreg.h,v 1.5 2000/06/07 09:02:47 haya Exp $        */
+/*     $NetBSD: pccbbreg.h,v 1.6 2000/12/08 21:51:02 mycroft Exp $     */
 /*
  * Copyright (c) 1999 HAYAKAWA Koichi.  All rights reserved.
  *
@@ -39,6 +39,7 @@
 #define PCI_BUSNUM   0x18      /* latency timer, Subordinate bus number */
 #define PCI_BCR_INTR 0x3C      /* intr line, intr pin, bridge control regs */
 #define PCI_LEGACY 0x44                /* legacy IO register address (32 bits) */
+#define        PCI_SYSCTRL 0x80        /* System control */
 #define PCI_CBCTRL 0x90                /* Retry status, Card ctrl, Device ctrl */
 
 #define PCI_CLASS_INTERFACE_MASK  0xffffff00
@@ -95,6 +96,7 @@
 #define PCI113X_CBCTRL_INTR_DET 0x0100 /* functional interrupt detect */
 
 /*  PCI_CBCTRL bits for TI PCI12XX */
+#define        PCI12XX_SYSCTRL_VCCPROT   0x200000
 #define PCI12XX_CBCTRL_INT_SERIAL 0x040000
 #define PCI12XX_CBCTRL_INT_ISA    0x020000
 #define PCI12XX_CBCTRL_INT_PCI    0x000000



Home | Main Index | Thread Index | Old Index