Source-Changes-HG archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

[src/trunk]: src/sys/arch/i386/i386 Add missing entries in cache information ...



details:   https://anonhg.NetBSD.org/src/rev/6369643ec364
branches:  trunk
changeset: 582084:6369643ec364
user:      seb <seb%NetBSD.org@localhost>
date:      Thu Jun 16 00:04:25 2005 +0000

description:
Add missing entries in cache information array for, at least,
Pentium M 770, 760, 750, 740 and 730.

Approved by mrg@

diffstat:

 sys/arch/i386/i386/identcpu.c |  7 +++++--
 1 files changed, 5 insertions(+), 2 deletions(-)

diffs (42 lines):

diff -r 7f2983f29bfa -r 6369643ec364 sys/arch/i386/i386/identcpu.c
--- a/sys/arch/i386/i386/identcpu.c     Wed Jun 15 22:39:27 2005 +0000
+++ b/sys/arch/i386/i386/identcpu.c     Thu Jun 16 00:04:25 2005 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: identcpu.c,v 1.18 2005/05/29 21:33:37 christos Exp $   */
+/*     $NetBSD: identcpu.c,v 1.19 2005/06/16 00:04:25 seb Exp $        */
 
 /*-
  * Copyright (c) 1999, 2000, 2001 The NetBSD Foundation, Inc.
@@ -37,7 +37,7 @@
  */
 
 #include <sys/cdefs.h>
-__KERNEL_RCSID(0, "$NetBSD: identcpu.c,v 1.18 2005/05/29 21:33:37 christos Exp $");
+__KERNEL_RCSID(0, "$NetBSD: identcpu.c,v 1.19 2005/06/16 00:04:25 seb Exp $");
 
 #include "opt_cputype.h"
 #include "opt_enhanced_speedstep.h"
@@ -67,6 +67,7 @@
 
        { CAI_ICACHE,   0x06,  4,        8 * 1024, 32 },
        { CAI_ICACHE,   0x08,  4,       16 * 1024, 32 },
+       { CAI_ICACHE,   0x30,  8,       32 * 1024, 64 },
        { CAI_DCACHE,   0x0a,  2,        8 * 1024, 32 },
        { CAI_DCACHE,   0x0c,  4,       16 * 1024, 32 },
        { CAI_L2CACHE,  0x40,  0,               0,  0, "not present" },
@@ -77,6 +78,7 @@
        { CAI_L2CACHE,  0x45,  4, 2 * 1024 * 1024, 32 },
        { CAI_DCACHE,   0x66,  4,        8 * 1024, 64 },
        { CAI_DCACHE,   0x67,  4,       16 * 1024, 64 },
+       { CAI_DCACHE,   0x2c,  8,       32 * 1024, 64 },
        { CAI_DCACHE,   0x68,  4,       32 * 1024, 64 },
        { CAI_ICACHE,   0x70,  8,       12 * 1024, 64, "12K uOp cache"},
        { CAI_ICACHE,   0x71,  8,       16 * 1024, 64, "16K uOp cache"},
@@ -85,6 +87,7 @@
        { CAI_L2CACHE,  0x7a,  8,      256 * 1024, 64 },
        { CAI_L2CACHE,  0x7b,  8,      512 * 1024, 64 },
        { CAI_L2CACHE,  0x7c,  8, 1 * 1024 * 1024, 64 },
+       { CAI_L2CACHE,  0x7d,  8, 2 * 1024 * 1024, 64 },
        { CAI_L2CACHE,  0x82,  8,      256 * 1024, 32 },
        { CAI_L2CACHE,  0x83,  8,      512 * 1024, 32 },
        { CAI_L2CACHE,  0x84,  8, 1 * 1024 * 1024, 32 },



Home | Main Index | Thread Index | Old Index