Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/trunk]: src/sys/dev/pci Change sc_pil_intr_enable from an int to a bool....
details: https://anonhg.NetBSD.org/src/rev/29f8246bd105
branches: trunk
changeset: 754117:29f8246bd105
user: dyoung <dyoung%NetBSD.org@localhost>
date: Tue Apr 20 23:39:10 2010 +0000
description:
Change sc_pil_intr_enable from an int to a bool. No functional change
intended.
diffstat:
sys/dev/pci/pccbb.c | 10 +++++-----
sys/dev/pci/pccbbvar.h | 5 +++--
2 files changed, 8 insertions(+), 7 deletions(-)
diffs (64 lines):
diff -r f08aef795e8b -r 29f8246bd105 sys/dev/pci/pccbb.c
--- a/sys/dev/pci/pccbb.c Tue Apr 20 22:47:48 2010 +0000
+++ b/sys/dev/pci/pccbb.c Tue Apr 20 23:39:10 2010 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: pccbb.c,v 1.198 2010/04/19 18:24:27 dyoung Exp $ */
+/* $NetBSD: pccbb.c,v 1.199 2010/04/20 23:39:10 dyoung Exp $ */
/*
* Copyright (c) 1998, 1999 and 2000
@@ -26,7 +26,7 @@
*/
#include <sys/cdefs.h>
-__KERNEL_RCSID(0, "$NetBSD: pccbb.c,v 1.198 2010/04/19 18:24:27 dyoung Exp $");
+__KERNEL_RCSID(0, "$NetBSD: pccbb.c,v 1.199 2010/04/20 23:39:10 dyoung Exp $");
/*
#define CBB_DEBUG
@@ -639,7 +639,7 @@
/* bus bridge initialization */
pccbb_chipinit(sc);
- sc->sc_pil_intr_enable = 1;
+ sc->sc_pil_intr_enable = true;
{
u_int32_t sockstat;
@@ -3152,7 +3152,7 @@
if (sc->sc_pil_intr_enable)
(void)pccbbintr_function(sc);
- sc->sc_pil_intr_enable = 0;
+ sc->sc_pil_intr_enable = false;
reg = bus_space_read_4(base_memt, base_memh, CB_SOCKET_MASK);
/* Disable interrupts. */
@@ -3207,7 +3207,7 @@
*/
(void)pccbbintr(sc);
- sc->sc_pil_intr_enable = 1;
+ sc->sc_pil_intr_enable = true;
return true;
}
diff -r f08aef795e8b -r 29f8246bd105 sys/dev/pci/pccbbvar.h
--- a/sys/dev/pci/pccbbvar.h Tue Apr 20 22:47:48 2010 +0000
+++ b/sys/dev/pci/pccbbvar.h Tue Apr 20 23:39:10 2010 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: pccbbvar.h,v 1.40 2010/03/15 20:02:56 dyoung Exp $ */
+/* $NetBSD: pccbbvar.h,v 1.41 2010/04/20 23:39:11 dyoung Exp $ */
/*
* Copyright (c) 1999 HAYAKAWA Koichi. All rights reserved.
@@ -135,7 +135,8 @@
/* interrupt handler list on the bridge */
LIST_HEAD(, pccbb_intrhand_list) sc_pil;
- int sc_pil_intr_enable; /* can i call intr handler for child device? */
+ /* can i call intr handler for child device? */
+ bool sc_pil_intr_enable;
};
/*
Home |
Main Index |
Thread Index |
Old Index