Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/netbsd-8]: src/sys/dev/pci regen for ticket #1448
details: https://anonhg.NetBSD.org/src/rev/7d06b8e4db51
branches: netbsd-8
changeset: 852652:7d06b8e4db51
user: martin <martin%NetBSD.org@localhost>
date: Tue Nov 19 10:40:08 2019 +0000
description:
regen for ticket #1448
diffstat:
sys/dev/pci/pcidevs.h | 451 +-
sys/dev/pci/pcidevs_data.h | 22179 +++++++++++++++++++++---------------------
2 files changed, 11356 insertions(+), 11274 deletions(-)
diffs (truncated from 29640 to 300 lines):
diff -r d4633a7f2223 -r 7d06b8e4db51 sys/dev/pci/pcidevs.h
--- a/sys/dev/pci/pcidevs.h Tue Nov 19 10:36:47 2019 +0000
+++ b/sys/dev/pci/pcidevs.h Tue Nov 19 10:40:08 2019 +0000
@@ -1,10 +1,10 @@
-/* $NetBSD: pcidevs.h,v 1.1281.2.16 2019/08/06 15:52:23 martin Exp $ */
+/* $NetBSD: pcidevs.h,v 1.1281.2.17 2019/11/19 10:40:08 martin Exp $ */
/*
* THIS FILE AUTOMATICALLY GENERATED. DO NOT EDIT.
*
* generated from:
- * NetBSD: pcidevs,v 1.1289.2.16 2019/08/06 15:51:07 martin Exp
+ * NetBSD: pcidevs,v 1.1289.2.17 2019/11/19 10:36:47 martin Exp
*/
/*
@@ -693,6 +693,7 @@
#define PCI_VENDOR_ATRONICS 0x907f /* Atronics */
#define PCI_VENDOR_NETMOS 0x9710 /* Netmos */
#define PCI_VENDOR_PARALLELS 0xaaaa /* Parallels */
+#define PCI_VENDOR_MICRON 0xc0a9 /* Micron/Crucial Technology */
#define PCI_VENDOR_CHRYSALIS 0xcafe /* Chrysalis-ITS */
#define PCI_VENDOR_MIDDLE_DIGITAL 0xdeaf /* Middle Digital */
#define PCI_VENDOR_ARC 0xedd8 /* ARC Logic */
@@ -1013,11 +1014,12 @@
#define PCI_PRODUCT_AMD_F16_GPPB 0x1439 /* Family16h GPP Bridge */
#define PCI_PRODUCT_AMD_F17_RC 0x1450 /* Family17h Root Complex */
#define PCI_PRODUCT_AMD_F17_IOMMU 0x1451 /* Family17h IOMMU */
-#define PCI_PRODUCT_AMD_F17_PCIE_1 0x1452 /* Family17h PCIE */
-#define PCI_PRODUCT_AMD_F17_PCIE_2 0x1453 /* Family17h PCIE */
-#define PCI_PRODUCT_AMD_F17_PCIE_3 0x1454 /* Family17h PCIE */
+#define PCI_PRODUCT_AMD_F17_PCIE_1 0x1452 /* Family17h PCIe */
+#define PCI_PRODUCT_AMD_F17_PCIE_2 0x1453 /* Family17h PCIe */
+#define PCI_PRODUCT_AMD_F17_PCIE_3 0x1454 /* Family17h PCIe */
#define PCI_PRODUCT_AMD_F17_CCP_1 0x1456 /* Family17h Crypto */
#define PCI_PRODUCT_AMD_F17_HDA 0x1457 /* Family17h HD Audio */
+#define PCI_PRODUCT_AMD_F17_PCIE_DUMMY 0x145a /* Family17h PCIe Dummy Function */
#define PCI_PRODUCT_AMD_F17_XHCI 0x145c /* Family17h xHCI */
#define PCI_PRODUCT_AMD_F17_XHCI_2 0x145f /* Family17h xHCI */
#define PCI_PRODUCT_AMD_F17_DF_1 0x1460 /* Family17h Data Fabric */
@@ -1028,10 +1030,12 @@
#define PCI_PRODUCT_AMD_F17_DF_6 0x1465 /* Family17h Data Fabric */
#define PCI_PRODUCT_AMD_F17_DF_7 0x1466 /* Family17h Data Fabric */
#define PCI_PRODUCT_AMD_F17_DF_8 0x1467 /* Family17h Data Fabric */
-#define PCI_PRODUCT_AMD_F17_PCIE_4 0x1470 /* Family17h PCIE */
-#define PCI_PRODUCT_AMD_F17_PCIE_5 0x1471 /* Family17h PCIE */
+#define PCI_PRODUCT_AMD_F17_PCIE_4 0x1470 /* Family17h PCIe */
+#define PCI_PRODUCT_AMD_F17_PCIE_5 0x1471 /* Family17h PCIe */
#define PCI_PRODUCT_AMD_F17_7X_RC 0x1480 /* Family17h/7xh Root Complex */
#define PCI_PRODUCT_AMD_F17_7X_IOMMU 0x1481 /* Family17h/7xh IOMMU */
+#define PCI_PRODUCT_AMD_F17_7X_RESV_SPP 0x1485 /* Family17h/7xh Reserved SPP */
+#define PCI_PRODUCT_AMD_F17_7X_USB3 0x149c /* Family17h/7xh USB 3.0 Host Controller */
#define PCI_PRODUCT_AMD_F14_RC 0x1510 /* Family14h Root Complex */
#define PCI_PRODUCT_AMD_F16_HT 0x1530 /* Family16h HyperTransport Configuration */
#define PCI_PRODUCT_AMD_F16_ADDR 0x1531 /* Family16h Address Map Configuration */
@@ -1065,11 +1069,13 @@
#define PCI_PRODUCT_AMD_F16_30_MISC 0x1585 /* Family16h Miscellaneous Configuration */
#define PCI_PRODUCT_AMD_F17_1X_RC 0x15d0 /* Family17h/1xh Root Complex */
#define PCI_PRODUCT_AMD_F17_1X_IOMMU 0x15d1 /* Family17h/1xh IOMMU */
-#define PCI_PRODUCT_AMD_F17_1X_PCIE_1 0x15d3 /* Family17h/1xh PCIE */
-#define PCI_PRODUCT_AMD_F17_1X_PCIE_2 0x15db /* Family17h/1xh PCIE */
-#define PCI_PRODUCT_AMD_F17_1X_PCIE_3 0x15dc /* Family17h/1xh PCIE */
+#define PCI_PRODUCT_AMD_F17_1X_PCIE_1 0x15d3 /* Family17h/1xh PCIe */
+#define PCI_PRODUCT_AMD_F17_1X_PCIE_2 0x15db /* Family17h/1xh PCIe */
+#define PCI_PRODUCT_AMD_F17_1X_PCIE_3 0x15dc /* Family17h/1xh PCIe */
+#define PCI_PRODUCT_AMD_F17_1X_PSP 0x15df /* Family17h/1xh Platform Security Processor */
#define PCI_PRODUCT_AMD_F17_1X_XHCI_1 0x15e0 /* Family17h/1xh xHCI */
#define PCI_PRODUCT_AMD_F17_1X_XHCI_2 0x15e1 /* Family17h/1xh xHCI */
+#define PCI_PRODUCT_AMD_F17_1X_HDAUDIO 0x15e3 /* Family17h/1xh HD Audio Controller */
#define PCI_PRODUCT_AMD_F17_1X_DF_0 0x15e8 /* Family17h/1xh Data Fabric */
#define PCI_PRODUCT_AMD_F17_1X_DF_1 0x15e9 /* Family17h/1xh Data Fabric */
#define PCI_PRODUCT_AMD_F17_1X_DF_2 0x15ea /* Family17h/1xh Data Fabric */
@@ -1096,7 +1102,7 @@
#define PCI_PRODUCT_AMD_F14_HB19 0x1719 /* Family12h/14h Host Bridge */
#define PCI_PRODUCT_AMD_SEATTLE_PCHB_1 0x1a00 /* Seattle Host Bridge */
#define PCI_PRODUCT_AMD_SEATTLE_PCHB_2 0x1a01 /* Seattle Host Bridge */
-#define PCI_PRODUCT_AMD_SEATTLE_PCIE 0x1a02 /* Seattle PCIE Root Port */
+#define PCI_PRODUCT_AMD_SEATTLE_PCIE 0x1a02 /* Seattle PCIe Root Port */
#define PCI_PRODUCT_AMD_PCNET_PCI 0x2000 /* PCnet-PCI Ethernet */
#define PCI_PRODUCT_AMD_PCNET_HOME 0x2001 /* PCnet-Home HomePNA Ethernet */
#define PCI_PRODUCT_AMD_AM_1771_MBW 0x2003 /* Alchemy AM 1771 MBW */
@@ -1114,10 +1120,10 @@
#define PCI_PRODUCT_AMD_CS5536_UOC 0x2097 /* CS5536 UOC */
#define PCI_PRODUCT_AMD_CS5536_IDE 0x209a /* CS5536 IDE Controller */
#define PCI_PRODUCT_AMD_SC520_SC 0x3000 /* Elan SC520 System Controller */
-#define PCI_PRODUCT_AMD_HUDSON_PCIE_0 0x43a0 /* Hudson PCIE Root Port 0 */
-#define PCI_PRODUCT_AMD_HUDSON_PCIE_1 0x43a1 /* Hudson PCIE Root Port 1 */
-#define PCI_PRODUCT_AMD_HUDSON_PCIE_2 0x43a2 /* Hudson PCIE Root Port 2 */
-#define PCI_PRODUCT_AMD_HUDSON_PCIE_3 0x43a3 /* Hudson PCIE Root Port 3 */
+#define PCI_PRODUCT_AMD_HUDSON_PCIE_0 0x43a0 /* Hudson PCIe Root Port 0 */
+#define PCI_PRODUCT_AMD_HUDSON_PCIE_1 0x43a1 /* Hudson PCIe Root Port 1 */
+#define PCI_PRODUCT_AMD_HUDSON_PCIE_2 0x43a2 /* Hudson PCIe Root Port 2 */
+#define PCI_PRODUCT_AMD_HUDSON_PCIE_3 0x43a3 /* Hudson PCIe Root Port 3 */
#define PCI_PRODUCT_AMD_300SERIES_PCIE 0x43b4 /* 300 Series PCIe */
#define PCI_PRODUCT_AMD_300SERIES_SATA 0x43b7 /* 300 Series SATA */
#define PCI_PRODUCT_AMD_300SERIES_XHCI 0x43bb /* 300 Series xHCI */
@@ -1321,8 +1327,8 @@
#define PCI_PRODUCT_ASMEDIA_ASM1042 0x1042 /* ASM1042 USB 3.0 Host Controller */
#define PCI_PRODUCT_ASMEDIA_ASM1083 0x1080 /* ASM1083/1085 PCIe-PCI Bridge */
#define PCI_PRODUCT_ASMEDIA_ASM1042A 0x1142 /* ASM1042A USB 3.0 Host Controller */
-#define PCI_PRODUCT_ASMEDIA_ASM1182 0x1182 /* ASM1182E PCIE Bridge Controller */
-#define PCI_PRODUCT_ASMEDIA_ASM1184 0x1184 /* ASM1184E PCIE Bridge Controller */
+#define PCI_PRODUCT_ASMEDIA_ASM1182 0x1182 /* ASM1182E PCIe Bridge Controller */
+#define PCI_PRODUCT_ASMEDIA_ASM1184 0x1184 /* ASM1184E PCIe Bridge Controller */
#define PCI_PRODUCT_ASMEDIA_ASM1142 0x1242 /* ASM1142 USB 3.1 Host Controller */
#define PCI_PRODUCT_ASMEDIA_ASM1143 0x1343 /* ASM1143 USB 3.1 Host Controller */
#define PCI_PRODUCT_ASMEDIA_ASM2142 0x2142 /* ASM2142 USB 3.1 Host Controller */
@@ -1333,18 +1339,20 @@
/* Attansic Technology Corp. */
#define PCI_PRODUCT_ATTANSIC_ETHERNET_L1E 0x1026 /* L1E Gigabit Ethernet Adapter */
#define PCI_PRODUCT_ATTANSIC_ETHERNET_GIGA 0x1048 /* L1 Gigabit Ethernet Adapter */
-#define PCI_PRODUCT_ATTANSIC_AR8132 0x1062 /* AR8132 Fast Ethernet Adapter */
-#define PCI_PRODUCT_ATTANSIC_AR8131 0x1063 /* AR8131 Gigabit Ethernet Adapter */
-#define PCI_PRODUCT_ATTANSIC_AR8151 0x1073 /* AR8151 v1.0 Gigabit Ethernet Adapter */
-#define PCI_PRODUCT_ATTANSIC_AR8151_V2 0x1083 /* AR8151 v2.0 Gigabit Ethernet Adapter */
+#define PCI_PRODUCT_ATTANSIC_AR8132 0x1062 /* AR8132 L2C Fast Ethernet Adapter */
+#define PCI_PRODUCT_ATTANSIC_AR8131 0x1063 /* AR8131 L1C Gigabit Ethernet Adapter */
+#define PCI_PRODUCT_ATTANSIC_AR8151 0x1073 /* AR8151 v1.0 L1D Gigabit Ethernet Adapter */
+#define PCI_PRODUCT_ATTANSIC_AR8151_V2 0x1083 /* AR8151 v2.0 L1D Gigabit Ethernet Adapter */
#define PCI_PRODUCT_ATTANSIC_AR8162 0x1090 /* AR8162 */
#define PCI_PRODUCT_ATTANSIC_AR8161 0x1091 /* AR8161 */
#define PCI_PRODUCT_ATTANSIC_AR8172 0x10a0 /* AR8172 */
#define PCI_PRODUCT_ATTANSIC_AR8171 0x10a1 /* AR8171 */
#define PCI_PRODUCT_ATTANSIC_ETHERNET_100 0x2048 /* L2 100 Mbit Ethernet Adapter */
-#define PCI_PRODUCT_ATTANSIC_AR8152_B 0x2060 /* AR8152 v1.1 Fast Ethernet Adapter */
-#define PCI_PRODUCT_ATTANSIC_AR8152_B2 0x2062 /* AR8152 v2.0 Fast Ethernet Adapter */
-#define PCI_PRODUCT_ATTANSIC_E2200 0xe091 /* E2200 */
+#define PCI_PRODUCT_ATTANSIC_AR8152_B 0x2060 /* AR8152 v1.1 L2C Fast Ethernet Adapter */
+#define PCI_PRODUCT_ATTANSIC_AR8152_B2 0x2062 /* AR8152 v2.0 L2C Fast Ethernet Adapter */
+#define PCI_PRODUCT_ATTANSIC_E2200 0xe091 /* Killer E2200 */
+#define PCI_PRODUCT_ATTANSIC_E2400 0xe0a1 /* Killer E2400 */
+#define PCI_PRODUCT_ATTANSIC_E2500 0xe0b1 /* Killer E2500 */
/* ATI products */
/* See http://www.x.org/wiki/Radeon%20ASICs */
@@ -2512,6 +2520,7 @@
#define PCI_PRODUCT_DLINK_DGE550SX 0x4001 /* DGE-550SX */
#define PCI_PRODUCT_DLINK_DFE520TX 0x4200 /* DFE-520TX 10/100 Ethernet */
#define PCI_PRODUCT_DLINK_DGE528T 0x4300 /* DGE-528T Gigabit Ethernet */
+#define PCI_PRODUCT_DLINK_DGE530T_C1 0x4302 /* DGE-530T C1 */
#define PCI_PRODUCT_DLINK_DGE560T 0x4b00 /* DGE-560T Gigabit Ethernet */
#define PCI_PRODUCT_DLINK_DGE560T_2 0x4b01 /* DGE-560T_2 Gigabit Ethernet */
#define PCI_PRODUCT_DLINK_DGE560SX 0x4b02 /* DGE-560SX */
@@ -3115,7 +3124,7 @@
#define PCI_PRODUCT_INTEL_X1000_MAC 0x0937 /* Quark X1000 10/100 Ethernet MAC */
#define PCI_PRODUCT_INTEL_X1000_EHCI 0x0939 /* Quark X1000 EHCI */
#define PCI_PRODUCT_INTEL_X1000_OHCI 0x093a /* Quark X1000 OHCI */
-#define PCI_PRODUCT_INTEL_PCIE_NVME_SSD 0x0953 /* PCIe NVMe SSD */
+#define PCI_PRODUCT_INTEL_PCIE_NVME_SSD 0x0953 /* 750 or DC P3[567]00 SSD */
#define PCI_PRODUCT_INTEL_X1000_HB 0x0958 /* Quark X1000 Host Bridge */
#define PCI_PRODUCT_INTEL_WIFI_LINK_7265_1 0x095a /* Dual Band Wireless AC 7265 */
#define PCI_PRODUCT_INTEL_WIFI_LINK_7265_2 0x095b /* Dual Band Wireless AC 7265 */
@@ -3140,6 +3149,8 @@
#define PCI_PRODUCT_INTEL_CORE4G_R_ULT_GT3_1 0x0a2b /* HD Graphics */
#define PCI_PRODUCT_INTEL_CORE4G_R_ULT_GT3_2 0x0a2e /* Iris Graphics 5100 */
#define PCI_PRODUCT_INTEL_DC_P3520_SSD 0x0a53 /* SSD DC P3520 */
+#define PCI_PRODUCT_INTEL_DC_P4500_SSD 0x0a54 /* SSD DC P4500 */
+#define PCI_PRODUCT_INTEL_DC_P4600_SSD 0x0a55 /* SSD DC P4600 */
#define PCI_PRODUCT_INTEL_HASWELL_HOST_DRAM 0x0c00 /* Haswell Host Bridge, DRAM */
#define PCI_PRODUCT_INTEL_HASWELL_PCIE16 0x0c01 /* Haswell PCI-E x16 Controller */
#define PCI_PRODUCT_INTEL_HASWELL_PCIE8 0x0c05 /* Haswell PCI-E x8 Controller */
@@ -3176,7 +3187,7 @@
#define PCI_PRODUCT_INTEL_E5V2_PCIE_9 0x0e09 /* E5 v2 PCIe x16, x8 or x4 */
#define PCI_PRODUCT_INTEL_E5V2_PCIE_10 0x0e0a /* E5 v2 PCIe x16, x8 or x4 */
#define PCI_PRODUCT_INTEL_E5V2_PCIE_11 0x0e0b /* E5 v2 PCIe x16, x8 or x4 */
-#define PCI_PRODUCT_INTEL_E5V2_R2PCIE 0x0e1d /* E5 v2 R2PCIE */
+#define PCI_PRODUCT_INTEL_E5V2_R2PCIE 0x0e1d /* E5 v2 R2PCIe */
#define PCI_PRODUCT_INTEL_E5V2_UBOX_1 0x0e1e /* E5 v2 UBOX */
#define PCI_PRODUCT_INTEL_E5V2_UBOX_2 0x0e1f /* E5 v2 UBOX */
#define PCI_PRODUCT_INTEL_E5V2_IOAT_0 0x0e20 /* E5 v2 I/OAT DMA Channel 0 */
@@ -3286,10 +3297,10 @@
#define PCI_PRODUCT_INTEL_BAYTRAIL_SIO_I2C5 0x0f45 /* Bay Trail Serial IO (I2C) */
#define PCI_PRODUCT_INTEL_BAYTRAIL_SIO_I2C6 0x0f46 /* Bay Trail Serial IO (I2C) */
#define PCI_PRODUCT_INTEL_BAYTRAIL_SIO_I2C7 0x0f47 /* Bay Trail Serial IO (I2C) */
-#define PCI_PRODUCT_INTEL_BAYTRAIL_PCIE_1 0x0f48 /* Bay Trail PCIE Root Port */
-#define PCI_PRODUCT_INTEL_BAYTRAIL_PCIE_2 0x0f4a /* Bay Trail PCIE Root Port */
-#define PCI_PRODUCT_INTEL_BAYTRAIL_PCIE_3 0x0f4c /* Bay Trail PCIE Root Port */
-#define PCI_PRODUCT_INTEL_BAYTRAIL_PCIE_4 0x0f4e /* Bay Trail PCIE Root Port */
+#define PCI_PRODUCT_INTEL_BAYTRAIL_PCIE_1 0x0f48 /* Bay Trail PCIe Root Port */
+#define PCI_PRODUCT_INTEL_BAYTRAIL_PCIE_2 0x0f4a /* Bay Trail PCIe Root Port */
+#define PCI_PRODUCT_INTEL_BAYTRAIL_PCIE_3 0x0f4c /* Bay Trail PCIe Root Port */
+#define PCI_PRODUCT_INTEL_BAYTRAIL_PCIE_4 0x0f4e /* Bay Trail PCIe Root Port */
#define PCI_PRODUCT_INTEL_BAYTRAIL_SCC_MMC2 0x0f50 /* Bay Trail Storage Control Cluster(eMMC 4.5) */
#define PCI_PRODUCT_INTEL_82542 0x1000 /* i82542 Gigabit Ethernet */
#define PCI_PRODUCT_INTEL_82543GC_FIBER 0x1001 /* i82453GC 1000baseX Ethernet */
@@ -3756,14 +3767,14 @@
#define PCI_PRODUCT_INTEL_C600_RAID_1 0x1d04 /* C600/X79 RAID */
#define PCI_PRODUCT_INTEL_C600_RAID_2 0x1d06 /* C600/X79 Premium RAID */
#define PCI_PRODUCT_INTEL_C600_SATA_2 0x1d08 /* C600/X79 SATA */
-#define PCI_PRODUCT_INTEL_C600_PCIE_1 0x1d10 /* C600/X79 PCIE */
-#define PCI_PRODUCT_INTEL_C600_PCIE_2 0x1d12 /* C600/X79 PCIE */
-#define PCI_PRODUCT_INTEL_C600_PCIE_3 0x1d14 /* C600/X79 PCIE */
-#define PCI_PRODUCT_INTEL_C600_PCIE_4 0x1d16 /* C600/X79 PCIE */
-#define PCI_PRODUCT_INTEL_C600_PCIE_5 0x1d18 /* C600/X79 PCIE */
-#define PCI_PRODUCT_INTEL_C600_PCIE_6 0x1d1a /* C600/X79 PCIE */
-#define PCI_PRODUCT_INTEL_C600_PCIE_7 0x1d1c /* C600/X79 PCIE */
-#define PCI_PRODUCT_INTEL_C600_PCIE_8 0x1d1e /* C600/X79 PCIE */
+#define PCI_PRODUCT_INTEL_C600_PCIE_1 0x1d10 /* C600/X79 PCIe */
+#define PCI_PRODUCT_INTEL_C600_PCIE_2 0x1d12 /* C600/X79 PCIe */
+#define PCI_PRODUCT_INTEL_C600_PCIE_3 0x1d14 /* C600/X79 PCIe */
+#define PCI_PRODUCT_INTEL_C600_PCIE_4 0x1d16 /* C600/X79 PCIe */
+#define PCI_PRODUCT_INTEL_C600_PCIE_5 0x1d18 /* C600/X79 PCIe */
+#define PCI_PRODUCT_INTEL_C600_PCIE_6 0x1d1a /* C600/X79 PCIe */
+#define PCI_PRODUCT_INTEL_C600_PCIE_7 0x1d1c /* C600/X79 PCIe */
+#define PCI_PRODUCT_INTEL_C600_PCIE_8 0x1d1e /* C600/X79 PCIe */
#define PCI_PRODUCT_INTEL_C600_HDA 0x1d20 /* C600 HD Audio */
#define PCI_PRODUCT_INTEL_C600_SMBUS 0x1d22 /* C600 SMBus Controller */
#define PCI_PRODUCT_INTEL_C600_THERM 0x1d24 /* C600 Thermal Management Controller */
@@ -3773,7 +3784,7 @@
#define PCI_PRODUCT_INTEL_C600_MEI_1 0x1d3a /* C600 MEI */
#define PCI_PRODUCT_INTEL_C600_MEI_2 0x1d3b /* C600 MEI */
#define PCI_PRODUCT_INTEL_C600_KT 0x1d3d /* C600 KT */
-#define PCI_PRODUCT_INTEL_C600_VPCIE 0x1d3e /* C600 Virtual PCIE */
+#define PCI_PRODUCT_INTEL_C600_VPCIE 0x1d3e /* C600 Virtual PCIe */
#define PCI_PRODUCT_INTEL_C600_LPC 0x1d41 /* C600 LPC */
#define PCI_PRODUCT_INTEL_C600_SAS_1 0x1d60 /* C600 SAS Controller */
#define PCI_PRODUCT_INTEL_C600_SAS_SATA_1 0x1d61 /* C600 SAS Controller (SATA) */
@@ -3804,14 +3815,14 @@
#define PCI_PRODUCT_INTEL_7SER_DT_SATA_2 0x1e08 /* 7 Series (desktop) SATA Controller */
#define PCI_PRODUCT_INTEL_7SER_MO_SATA_2 0x1e09 /* 7 Series (mobile) SATA Controller */
#define PCI_PRODUCT_INTEL_7SER_DT_SATA_RAID_1 0x1e0e /* 7 Series (desktop) SATA Controller (RAID) */
-#define PCI_PRODUCT_INTEL_7SERIES_PCIE_1 0x1e10 /* 7 Series PCIE */
-#define PCI_PRODUCT_INTEL_7SERIES_PCIE_2 0x1e12 /* 7 Series PCIE */
-#define PCI_PRODUCT_INTEL_7SERIES_PCIE_3 0x1e14 /* 7 Series PCIE */
-#define PCI_PRODUCT_INTEL_7SERIES_PCIE_4 0x1e16 /* 7 Series PCIE */
-#define PCI_PRODUCT_INTEL_7SERIES_PCIE_5 0x1e18 /* 7 Series PCIE */
-#define PCI_PRODUCT_INTEL_7SERIES_PCIE_6 0x1e1a /* 7 Series PCIE */
-#define PCI_PRODUCT_INTEL_7SERIES_PCIE_7 0x1e1c /* 7 Series PCIE */
-#define PCI_PRODUCT_INTEL_7SERIES_PCIE_8 0x1e1e /* 7 Series PCIE */
+#define PCI_PRODUCT_INTEL_7SERIES_PCIE_1 0x1e10 /* 7 Series PCIe */
+#define PCI_PRODUCT_INTEL_7SERIES_PCIE_2 0x1e12 /* 7 Series PCIe */
+#define PCI_PRODUCT_INTEL_7SERIES_PCIE_3 0x1e14 /* 7 Series PCIe */
+#define PCI_PRODUCT_INTEL_7SERIES_PCIE_4 0x1e16 /* 7 Series PCIe */
+#define PCI_PRODUCT_INTEL_7SERIES_PCIE_5 0x1e18 /* 7 Series PCIe */
+#define PCI_PRODUCT_INTEL_7SERIES_PCIE_6 0x1e1a /* 7 Series PCIe */
+#define PCI_PRODUCT_INTEL_7SERIES_PCIE_7 0x1e1c /* 7 Series PCIe */
+#define PCI_PRODUCT_INTEL_7SERIES_PCIE_8 0x1e1e /* 7 Series PCIe */
#define PCI_PRODUCT_INTEL_7SERIES_HDA 0x1e20 /* 7 Series HD Audio */
#define PCI_PRODUCT_INTEL_7SERIES_SMB 0x1e22 /* 7 Series SMBus Controller */
#define PCI_PRODUCT_INTEL_7SERIES_PPB 0x1e25 /* 7 Series PCI-PCI Bridge */
@@ -4289,7 +4300,7 @@
#define PCI_PRODUCT_INTEL_82X38_KT 0x29e7 /* 82X38 KT */
#define PCI_PRODUCT_INTEL_82X38_PCIE_2 0x29e9 /* 82X38 Host-Secondary PCIe Bridge */
#define PCI_PRODUCT_INTEL_3200_HB 0x29f0 /* 3200/3210 Host */
-#define PCI_PRODUCT_INTEL_3200_PCIE 0x29f1 /* 3200/3210 PCIE */
+#define PCI_PRODUCT_INTEL_3200_PCIE 0x29f1 /* 3200/3210 PCIe */
#define PCI_PRODUCT_INTEL_3200_KT 0x29f7 /* 3200 KT */
#define PCI_PRODUCT_INTEL_82965PM_HB 0x2a00 /* 82965PM Host Bridge */
#define PCI_PRODUCT_INTEL_80862A01 0x2a01 /* 80862A01 Mobile PCI Express Root Port */
@@ -4578,20 +4589,20 @@
#define PCI_PRODUCT_INTEL_5500_HB 0x3404 /* 5500/X58 ESI Port */
#define PCI_PRODUCT_INTEL_82X58_HB 0x3405 /* X58 Host */
#define PCI_PRODUCT_INTEL_825520_HB 0x3406 /* 5520 ESI Port */
-#define PCI_PRODUCT_INTEL_82X58_PCIE_1 0x3408 /* 5520/5500/X58 PCIE Root Port 1 */
-#define PCI_PRODUCT_INTEL_82X58_PCIE_2 0x3409 /* 5520/5500/X58 PCIE Root Port 2 */
-#define PCI_PRODUCT_INTEL_82X58_PCIE_3 0x340a /* 5520/5500/X58 PCIE Root Port 3 */
-#define PCI_PRODUCT_INTEL_82X58_PCIE_4 0x340b /* 5520/5500/X58 PCIE Root Port 4 */
-#define PCI_PRODUCT_INTEL_82X58_PCIE_5 0x340c /* 5520/5500/X58 PCIE Root Port 5 */
-#define PCI_PRODUCT_INTEL_82X58_PCIE_6 0x340d /* 5520/5500/X58 PCIE Root Port 6 */
-#define PCI_PRODUCT_INTEL_82X58_PCIE_7 0x340e /* 5520/5500/X58 PCIE Root Port 7 */
-#define PCI_PRODUCT_INTEL_82X58_PCIE_8 0x340f /* 5520/5500/X58 PCIE Root Port 8 */
-#define PCI_PRODUCT_INTEL_82X58_PCIE_9 0x3410 /* 5520/5500/X58 PCIE Root Port 9 */
-#define PCI_PRODUCT_INTEL_82X58_PCIE_10 0x3411 /* 5520/5500/X58 PCIE Root Port 10 */
+#define PCI_PRODUCT_INTEL_82X58_PCIE_1 0x3408 /* 5520/5500/X58 PCIe Root Port 1 */
+#define PCI_PRODUCT_INTEL_82X58_PCIE_2 0x3409 /* 5520/5500/X58 PCIe Root Port 2 */
+#define PCI_PRODUCT_INTEL_82X58_PCIE_3 0x340a /* 5520/5500/X58 PCIe Root Port 3 */
+#define PCI_PRODUCT_INTEL_82X58_PCIE_4 0x340b /* 5520/5500/X58 PCIe Root Port 4 */
+#define PCI_PRODUCT_INTEL_82X58_PCIE_5 0x340c /* 5520/5500/X58 PCIe Root Port 5 */
+#define PCI_PRODUCT_INTEL_82X58_PCIE_6 0x340d /* 5520/5500/X58 PCIe Root Port 6 */
+#define PCI_PRODUCT_INTEL_82X58_PCIE_7 0x340e /* 5520/5500/X58 PCIe Root Port 7 */
+#define PCI_PRODUCT_INTEL_82X58_PCIE_8 0x340f /* 5520/5500/X58 PCIe Root Port 8 */
+#define PCI_PRODUCT_INTEL_82X58_PCIE_9 0x3410 /* 5520/5500/X58 PCIe Root Port 9 */
+#define PCI_PRODUCT_INTEL_82X58_PCIE_10 0x3411 /* 5520/5500/X58 PCIe Root Port 10 */
#define PCI_PRODUCT_INTEL_82X58_QP0_PHY 0x3418 /* 5520/X58 QuickPath */
#define PCI_PRODUCT_INTEL_5520_QP1_PHY 0x3419 /* 5520 QuickPath */
-#define PCI_PRODUCT_INTEL_82X58_PCIE_0_0 0x3420 /* 5520/5500/X58 PCIE Root Port 0 */
-#define PCI_PRODUCT_INTEL_82X58_PCIE_0_1 0x3421 /* 5520/5500/X58 PCIE Root Port 0 */
+#define PCI_PRODUCT_INTEL_82X58_PCIE_0_0 0x3420 /* 5520/5500/X58 PCIe Root Port 0 */
+#define PCI_PRODUCT_INTEL_82X58_PCIE_0_1 0x3421 /* 5520/5500/X58 PCIe Root Port 0 */
#define PCI_PRODUCT_INTEL_82X58_GPIO 0x3422 /* 5520/5500/X58 Scratchpads and GPIO */
#define PCI_PRODUCT_INTEL_82X58_RAS 0x3423 /* 5520/5500/X58 Control Status and RAS */
#define PCI_PRODUCT_INTEL_82X58_QP0_P0 0x3425 /* 5520/5500/X58 QuickPath Port 0 */
@@ -4729,14 +4740,14 @@
#define PCI_PRODUCT_INTEL_3400_EHCI_2 0x3b3c /* 3400 USB ECHI */
#define PCI_PRODUCT_INTEL_3400_UHCI_7 0x3b3e /* 3400 USB */
#define PCI_PRODUCT_INTEL_3400_UHCI_8 0x3b3f /* 3400 USB */
-#define PCI_PRODUCT_INTEL_3400_PCIE_1 0x3b42 /* 3400 PCIE */
-#define PCI_PRODUCT_INTEL_3400_PCIE_2 0x3b44 /* 3400 PCIE */
-#define PCI_PRODUCT_INTEL_3400_PCIE_3 0x3b46 /* 3400 PCIE */
-#define PCI_PRODUCT_INTEL_3400_PCIE_4 0x3b48 /* 3400 PCIE */
-#define PCI_PRODUCT_INTEL_3400_PCIE_5 0x3b4a /* 3400 PCIE */
-#define PCI_PRODUCT_INTEL_3400_PCIE_6 0x3b4c /* 3400 PCIE */
-#define PCI_PRODUCT_INTEL_3400_PCIE_7 0x3b4e /* 3400 PCIE */
-#define PCI_PRODUCT_INTEL_3400_PCIE_8 0x3b50 /* 3400 PCIE */
+#define PCI_PRODUCT_INTEL_3400_PCIE_1 0x3b42 /* 3400 PCIe */
+#define PCI_PRODUCT_INTEL_3400_PCIE_2 0x3b44 /* 3400 PCIe */
+#define PCI_PRODUCT_INTEL_3400_PCIE_3 0x3b46 /* 3400 PCIe */
+#define PCI_PRODUCT_INTEL_3400_PCIE_4 0x3b48 /* 3400 PCIe */
+#define PCI_PRODUCT_INTEL_3400_PCIE_5 0x3b4a /* 3400 PCIe */
+#define PCI_PRODUCT_INTEL_3400_PCIE_6 0x3b4c /* 3400 PCIe */
Home |
Main Index |
Thread Index |
Old Index