Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/trunk]: src fix various typos in comments and log messages.
details: https://anonhg.NetBSD.org/src/rev/2e8b5a260d18
branches: trunk
changeset: 984968:2e8b5a260d18
user: andvar <andvar%NetBSD.org@localhost>
date: Mon Aug 02 12:56:22 2021 +0000
description:
fix various typos in comments and log messages.
diffstat:
common/include/rpc/types.h | 4 ++--
sys/arch/arm/arm/armv6_start.S | 4 ++--
sys/arch/arm/ixp12x0/ixp12x0reg.h | 4 ++--
sys/arch/arm/sociox/if_scx.c | 20 ++++++++++----------
sys/arch/arm/xscale/ixp425_npe.c | 10 +++++-----
sys/arch/evbarm/adi_brh/brhreg.h | 4 ++--
sys/arch/evbmips/rmixl/machdep.c | 6 +++---
sys/arch/i386/stand/lib/biosmemx.S | 4 ++--
sys/arch/luna68k/stand/boot/scsivar.h | 4 ++--
sys/arch/m68k/060sp/dist/isp.s | 18 +++++++++---------
sys/arch/mips/atheros/dev/aereg.h | 6 +++---
sys/arch/sun3/dev/si_sebuf.c | 6 +++---
sys/arch/sun3/dev/si_vme.c | 6 +++---
sys/arch/sun3/sun3/pmap.c | 6 +++---
sys/arch/vax/vax/pmap.c | 6 +++---
sys/arch/x86/x86/pmap.c | 6 +++---
sys/dev/isa/cs89x0isa.c | 6 +++---
sys/dev/marvell/gtintrreg.h | 4 ++--
sys/dev/marvell/if_mvxpe.c | 6 +++---
sys/dev/marvell/mvxpbmvar.h | 4 ++--
sys/dev/pci/cxgb/cxgb_t3_hw.c | 4 ++--
sys/dev/pci/if_skreg.h | 4 ++--
sys/dev/pci/ixgbe/ixgbe_common.c | 8 ++++----
sys/dev/pckbport/alps.c | 6 +++---
sys/dev/raidframe/rf_dagfuncs.c | 6 +++---
sys/dev/usb/usbdivar.h | 4 ++--
sys/net/agr/if_agr.c | 6 +++---
sys/netatalk/at_control.c | 6 +++---
sys/netinet6/nd6_nbr.c | 6 +++---
sys/sys/sockio.h | 4 ++--
usr.bin/config/TODO | 2 +-
usr.sbin/mopd/common/common.h | 6 +++---
usr.sbin/mopd/common/print.c | 6 +++---
33 files changed, 101 insertions(+), 101 deletions(-)
diffs (truncated from 896 to 300 lines):
diff -r 26b7f37afdb9 -r 2e8b5a260d18 common/include/rpc/types.h
--- a/common/include/rpc/types.h Mon Aug 02 11:11:20 2021 +0000
+++ b/common/include/rpc/types.h Mon Aug 02 12:56:22 2021 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: types.h,v 1.3 2019/06/16 16:01:44 christos Exp $ */
+/* $NetBSD: types.h,v 1.4 2021/08/02 12:56:22 andvar Exp $ */
/*
* Sun RPC is a product of Sun Microsystems, Inc. and is provided for
@@ -95,7 +95,7 @@
};
/*
- * The format of the addres and options arguments of the XTI t_bind call.
+ * The format of the address and options arguments of the XTI t_bind call.
* Only provided for compatibility, it should not be used.
*/
diff -r 26b7f37afdb9 -r 2e8b5a260d18 sys/arch/arm/arm/armv6_start.S
--- a/sys/arch/arm/arm/armv6_start.S Mon Aug 02 11:11:20 2021 +0000
+++ b/sys/arch/arm/arm/armv6_start.S Mon Aug 02 12:56:22 2021 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: armv6_start.S,v 1.34 2021/01/27 13:50:17 skrll Exp $ */
+/* $NetBSD: armv6_start.S,v 1.35 2021/08/02 12:56:22 andvar Exp $ */
/*-
* Copyright (c) 2012, 2017, 2018 The NetBSD Foundation, Inc.
@@ -462,7 +462,7 @@
movt r0, #:upper16:TEMP_L1_TABLE
sub r0, R_VTOPDIFF
- // Return to virtual addess after the call to armv7_mmuinit
+ // Return to virtual address after the call to armv7_mmuinit
movw lr, #:lower16:generic_vstartv7
movt lr, #:upper16:generic_vstartv7
b armv7_mmuinit
diff -r 26b7f37afdb9 -r 2e8b5a260d18 sys/arch/arm/ixp12x0/ixp12x0reg.h
--- a/sys/arch/arm/ixp12x0/ixp12x0reg.h Mon Aug 02 11:11:20 2021 +0000
+++ b/sys/arch/arm/ixp12x0/ixp12x0reg.h Mon Aug 02 12:56:22 2021 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: ixp12x0reg.h,v 1.7 2009/10/21 14:15:50 rmind Exp $ */
+/* $NetBSD: ixp12x0reg.h,v 1.8 2021/08/02 12:56:22 andvar Exp $ */
/*
* Copyright (c) 2002, 2003
@@ -121,7 +121,7 @@
* F000 1800 - F000 1C03 GPIO
* F000 1400 - F000 1403 IRQ
* F000 1000 - F000 1003 FIQ
- * F000 0C00 - F000 0C03 PLL_CFG (not used at this addres)
+ * F000 0C00 - F000 0C03 PLL_CFG (not used at this address)
* F000 0000 ---------------------------
* Kernel text and data
* C000 0000 ---------------------------
diff -r 26b7f37afdb9 -r 2e8b5a260d18 sys/arch/arm/sociox/if_scx.c
--- a/sys/arch/arm/sociox/if_scx.c Mon Aug 02 11:11:20 2021 +0000
+++ b/sys/arch/arm/sociox/if_scx.c Mon Aug 02 12:56:22 2021 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: if_scx.c,v 1.24 2021/01/27 03:10:19 thorpej Exp $ */
+/* $NetBSD: if_scx.c,v 1.25 2021/08/02 12:56:22 andvar Exp $ */
/*-
* Copyright (c) 2020 The NetBSD Foundation, Inc.
@@ -38,15 +38,15 @@
* to handle incoming frames, outgoing frames and packet data crypto
* processing. uP programs are stored in an external flash memory and
* have to be loaded by device driver.
- * NetSec uses Synopsys DesignWare Core EMAC. DWC implmentation
- * regiter (0x20) is known to have 0x10.36 and feature register (0x1058)
+ * NetSec uses Synopsys DesignWare Core EMAC. DWC implementation
+ * register (0x20) is known to have 0x10.36 and feature register (0x1058)
* to report XX.XX.
*/
#define NOT_MP_SAFE 0
#include <sys/cdefs.h>
-__KERNEL_RCSID(0, "$NetBSD: if_scx.c,v 1.24 2021/01/27 03:10:19 thorpej Exp $");
+__KERNEL_RCSID(0, "$NetBSD: if_scx.c,v 1.25 2021/08/02 12:56:22 andvar Exp $");
#include <sys/param.h>
#include <sys/bus.h>
@@ -202,7 +202,7 @@
#define _MCR_FDX 0x0000280c /* XXX TBD */
#define _MCR_HDX 0x0001a00c /* XXX TBD */
#define GMACAFR 0x0004 /* frame DA/SA address filter */
-#define AFR_RA (1U<<31) /* accept all irrecspective of filt. */
+#define AFR_RA (1U<<31) /* accept all irrespective of filt. */
#define AFR_HPF (1U<<10) /* hash+perfect filter, or hash only */
#define AFR_SAF (1U<<9) /* source address filter */
#define AFR_SAIF (1U<<8) /* SA inverse filtering */
@@ -238,10 +238,10 @@
#define ISR_LC (1U<<0) /* link status change detected */
#define GMACMAH0 0x0040 /* my own MAC address 47:32 */
#define GMACMAL0 0x0044 /* my own MAC address 31:0 */
-#define GMACMAH(i) ((i)*8+0x40) /* supplimental MAC addr 1-15 */
+#define GMACMAH(i) ((i)*8+0x40) /* supplemental MAC addr 1-15 */
#define GMACMAL(i) ((i)*8+0x44) /* 31:0 MAC address low part */
/* MAH bit-31: slot in use, 30: SA to match, 29:24 byte-wise don'care */
-#define GMACAMAH(i) ((i)*8+0x800) /* supplimental MAC addr 16-31 */
+#define GMACAMAH(i) ((i)*8+0x800) /* supplemental MAC addr 16-31 */
#define GMACAMAL(i) ((i)*8+0x804) /* 31: MAC address low part */
/* MAH bit-31: slot in use, no other bit is effective */
#define GMACMHTH 0x0008 /* 64bit multicast hash table 63:32 */
@@ -249,7 +249,7 @@
#define GMACMHT(i) ((i)*4+0x500) /* 256-bit alternative mcast hash 0-7 */
#define GMACVHT 0x0588 /* 16-bit VLAN tag hash */
#define GMACMIISR 0x00d8 /* resolved xMII link status */
-/* 3: link up detected, 2:1 resovled speed (0/1/2), 1: fdx detected */
+/* 3: link up detected, 2:1 resolved speed (0/1/2), 1: fdx detected */
/* 0x0700 - 0734 ??? */
@@ -938,7 +938,7 @@
sc->sc_rxptr = 0;
sc->sc_rxptr = 0;
- /* set my address in perfect match slot 0. little endin order */
+ /* set my address in perfect match slot 0. little endian order */
csr = (ea[3] << 24) | (ea[2] << 16) | (ea[1] << 8) | ea[0];
mac_write(sc, GMACMAL0, csr);
csr = (ea[5] << 8) | ea[4];
@@ -1050,7 +1050,7 @@
csr &= ~(AFR_PR | AFR_PM | AFR_MHTE | AFR_HPF);
mac_write(sc, GMACAFR, csr);
- /* clear 15 entry supplimental perfect match filter */
+ /* clear 15 entry supplemental perfect match filter */
for (i = 1; i < 16; i++)
mac_write(sc, GMACMAH(i), 0);
/* build 64 bit multicast hash filter */
diff -r 26b7f37afdb9 -r 2e8b5a260d18 sys/arch/arm/xscale/ixp425_npe.c
--- a/sys/arch/arm/xscale/ixp425_npe.c Mon Aug 02 11:11:20 2021 +0000
+++ b/sys/arch/arm/xscale/ixp425_npe.c Mon Aug 02 12:56:22 2021 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: ixp425_npe.c,v 1.13 2021/07/24 21:31:32 andvar Exp $ */
+/* $NetBSD: ixp425_npe.c,v 1.14 2021/08/02 12:56:22 andvar Exp $ */
/*-
* Copyright (c) 2006 Sam Leffler, Errno Consulting
@@ -62,7 +62,7 @@
#if 0
__FBSDID("$FreeBSD: src/sys/arm/xscale/ixp425/ixp425_npe.c,v 1.1 2006/11/19 23:55:23 sam Exp $");
#endif
-__KERNEL_RCSID(0, "$NetBSD: ixp425_npe.c,v 1.13 2021/07/24 21:31:32 andvar Exp $");
+__KERNEL_RCSID(0, "$NetBSD: ixp425_npe.c,v 1.14 2021/08/02 12:56:22 andvar Exp $");
/*
* Intel XScale Network Processing Engine (NPE) support.
@@ -1135,7 +1135,7 @@
npeInstruction |= (regAddr << IX_NPEDL_OFFSET_INSTR_SRC) |
(regAddr << IX_NPEDL_OFFSET_INSTR_DEST);
- /* step execution of NPE intruction using Debug Executing Context stack */
+ /* step execution of NPE instruction using Debug Executing Context stack */
error = npe_cpu_step(sc, npeInstruction, ctxtNum, IX_NPEDL_RD_INSTR_LDUR);
if (error != 0) {
DPRINTF(sc->sc_dev, "%s(0x%x, %u, %u), cannot step, error %d\n",
@@ -1188,7 +1188,7 @@
default:
return EINVAL;
}
- /* fill dest operand field of instruction with destination reg addr */
+ /* fill dest operand field of instruction with destination reg addr */
npeInstruction |= (regAddr << IX_NPEDL_OFFSET_INSTR_DEST);
/* fill src operand field of instruction with least-sig 5 bits of val*/
@@ -1199,7 +1199,7 @@
npeInstruction |= ((regVal & IX_NPEDL_MASK_IMMED_INSTR_COPROC_DATA) <<
IX_NPEDL_DISPLACE_IMMED_INSTR_COPROC_DATA);
- /* step execution of NPE intruction using Debug ECS */
+ /* step execution of NPE instruction using Debug ECS */
error = npe_cpu_step(sc, npeInstruction,
ctxtNum, IX_NPEDL_WR_INSTR_LDUR);
}
diff -r 26b7f37afdb9 -r 2e8b5a260d18 sys/arch/evbarm/adi_brh/brhreg.h
--- a/sys/arch/evbarm/adi_brh/brhreg.h Mon Aug 02 11:11:20 2021 +0000
+++ b/sys/arch/evbarm/adi_brh/brhreg.h Mon Aug 02 12:56:22 2021 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: brhreg.h,v 1.1 2003/01/25 02:00:17 thorpej Exp $ */
+/* $NetBSD: brhreg.h,v 1.2 2021/08/02 12:56:22 andvar Exp $ */
/*
* Copyright (c) 2002 Wasabi Systems, Inc.
@@ -48,7 +48,7 @@
* everything. Note the physical size of the range may be larger
* or smaller than the virtual size.
*
- * We need to leave room near the top of the addres space for the
+ * We need to leave room near the top of the address space for the
* vectors.
*/
diff -r 26b7f37afdb9 -r 2e8b5a260d18 sys/arch/evbmips/rmixl/machdep.c
--- a/sys/arch/evbmips/rmixl/machdep.c Mon Aug 02 11:11:20 2021 +0000
+++ b/sys/arch/evbmips/rmixl/machdep.c Mon Aug 02 12:56:22 2021 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: machdep.c,v 1.19 2018/06/06 01:49:08 maya Exp $ */
+/* $NetBSD: machdep.c,v 1.20 2021/08/02 12:56:22 andvar Exp $ */
/*
* Copyright 2001, 2002 Wasabi Systems, Inc.
@@ -74,7 +74,7 @@
*/
#include <sys/cdefs.h>
-__KERNEL_RCSID(0, "$NetBSD: machdep.c,v 1.19 2018/06/06 01:49:08 maya Exp $");
+__KERNEL_RCSID(0, "$NetBSD: machdep.c,v 1.20 2021/08/02 12:56:22 andvar Exp $");
#define __INTR_PRIVATE
@@ -648,7 +648,7 @@
/*
* at this point all regions left in "physaddr" extent
- * are unused holes in the physical adress space
+ * are unused holes in the physical address space
* available for use as needed.
*/
rmixl_configuration.rc_phys_ex = ext;
diff -r 26b7f37afdb9 -r 2e8b5a260d18 sys/arch/i386/stand/lib/biosmemx.S
--- a/sys/arch/i386/stand/lib/biosmemx.S Mon Aug 02 11:11:20 2021 +0000
+++ b/sys/arch/i386/stand/lib/biosmemx.S Mon Aug 02 12:56:22 2021 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: biosmemx.S,v 1.10 2016/12/04 08:21:08 maxv Exp $ */
+/* $NetBSD: biosmemx.S,v 1.11 2021/08/02 12:56:23 andvar Exp $ */
/*
* Copyright (c) 1997, 1999
@@ -115,7 +115,7 @@
add %di,%ax
mov %ax,%es
pop %di
- and $0xf,%di /* buffer addres now in ES:DI */
+ and $0xf,%di /* buffer address now in ES:DI */
movl $0xe820,%eax /* Some BIOS check EAX value */
int $0x15
diff -r 26b7f37afdb9 -r 2e8b5a260d18 sys/arch/luna68k/stand/boot/scsivar.h
--- a/sys/arch/luna68k/stand/boot/scsivar.h Mon Aug 02 11:11:20 2021 +0000
+++ b/sys/arch/luna68k/stand/boot/scsivar.h Mon Aug 02 12:56:22 2021 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: scsivar.h,v 1.3 2015/02/14 05:03:09 tsutsui Exp $ */
+/* $NetBSD: scsivar.h,v 1.4 2021/08/02 12:56:23 andvar Exp $ */
/*
* Copyright (c) 1992 OMRON Corporation.
@@ -76,7 +76,7 @@
uint8_t *sc_buf; /* Data Buffer Pointor*/
uint8_t *sc_cdb; /* CDB Buffer Pointor */
- volatile int *sc_lock; /* Lock Flag addres */
+ volatile int *sc_lock; /* Lock Flag address */
int sc_flags; /* SPC Status Flags */
int sc_phase; /* Current SCSI Phase */
int sc_target; /* Current Target ID */
diff -r 26b7f37afdb9 -r 2e8b5a260d18 sys/arch/m68k/060sp/dist/isp.s
--- a/sys/arch/m68k/060sp/dist/isp.s Mon Aug 02 11:11:20 2021 +0000
+++ b/sys/arch/m68k/060sp/dist/isp.s Mon Aug 02 12:56:22 2021 +0000
@@ -1,5 +1,5 @@
#
-# $NetBSD: isp.s,v 1.4 2021/07/24 21:31:33 andvar Exp $
+# $NetBSD: isp.s,v 1.5 2021/08/02 12:56:23 andvar Exp $
#
#~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
@@ -46,7 +46,7 @@
# to call a given routine. The stub routine actually performs the
# callout. The ISP code does a "bsr" to the stub routine. This
# extra layer of hierarchy adds a slight performance penalty but
-# it makes the ISP code easier to read and more mainatinable.
+# it makes the ISP code easier to read and more maintainable.
#
set _off_chk, 0x00
@@ -269,7 +269,7 @@
#
# This file contains a set of define statements for constants
-# in oreder to promote readability within the core code itself.
+# in order to promote readability within the core code itself.
#
set LOCAL_SIZE, 96 # stack frame size(bytes)
@@ -762,7 +762,7 @@
# The instruction that was just emulated was also being traced. The trace
# trap for this instruction will be lost unless we jump to the trace handler.
# So, here we create a Trace Exception format number two exception stack
-# frame from the Unimplemented Integer Intruction Exception stack frame
+# frame from the Unimplemented Integer Instruction Exception stack frame
# format number zero and jump to the user supplied hook "_real_trace()".
#
# However, we must also deal with the fact that (a7)+ was used from supervisor
@@ -2933,8 +2933,8 @@
# (external to package) #
# _isp_cas_terminate(): create access error stack frame on fault #
# (external and internal to package) #
-# _isp_cas_inrange(): checks whether instr addess is within range #
-# of core cas/cas2emulation code #
Home |
Main Index |
Thread Index |
Old Index