Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/trunk]: src/sys/arch/arm/fdt Add FDT generic PCI host controller driver.
details: https://anonhg.NetBSD.org/src/rev/59e0ffeb0eb3
branches: trunk
changeset: 993381:59e0ffeb0eb3
user: jmcneill <jmcneill%NetBSD.org@localhost>
date: Sat Sep 08 00:40:57 2018 +0000
description:
Add FDT generic PCI host controller driver.
diffstat:
sys/arch/arm/fdt/files.fdt | 7 +-
sys/arch/arm/fdt/pcihost_fdt.c | 512 +++++++++++++++++++++++++++++++++++++++++
2 files changed, 518 insertions(+), 1 deletions(-)
diffs (truncated from 537 to 300 lines):
diff -r e2ac0bc8e60c -r 59e0ffeb0eb3 sys/arch/arm/fdt/files.fdt
--- a/sys/arch/arm/fdt/files.fdt Fri Sep 07 21:14:45 2018 +0000
+++ b/sys/arch/arm/fdt/files.fdt Sat Sep 08 00:40:57 2018 +0000
@@ -1,4 +1,4 @@
-# $NetBSD: files.fdt,v 1.23 2018/08/17 14:21:30 skrll Exp $
+# $NetBSD: files.fdt,v 1.24 2018/09/08 00:40:57 jmcneill Exp $
include "dev/pckbport/files.pckbport"
@@ -53,6 +53,11 @@
attach psci at fdt with psci_fdt
file arch/arm/fdt/psci_fdt.c psci_fdt
+# Generic PCI host controller
+device pcihost: pcibus
+attach pcihost at fdt with pcihost_fdt
+file arch/arm/fdt/pcihost_fdt.c pcihost_fdt
+
device armpmu
attach armpmu at fdt with pmu_fdt
file arch/arm/fdt/pmu_fdt.c pmu_fdt
diff -r e2ac0bc8e60c -r 59e0ffeb0eb3 sys/arch/arm/fdt/pcihost_fdt.c
--- /dev/null Thu Jan 01 00:00:00 1970 +0000
+++ b/sys/arch/arm/fdt/pcihost_fdt.c Sat Sep 08 00:40:57 2018 +0000
@@ -0,0 +1,512 @@
+/* $NetBSD: pcihost_fdt.c,v 1.1 2018/09/08 00:40:57 jmcneill Exp $ */
+
+/*-
+ * Copyright (c) 2018 Jared D. McNeill <jmcneill%invisible.ca@localhost>
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ * notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ * notice, this list of conditions and the following disclaimer in the
+ * documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
+ * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
+ * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
+ * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
+ * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+ * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+ * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
+ * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+ * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ */
+
+#include <sys/cdefs.h>
+__KERNEL_RCSID(0, "$NetBSD: pcihost_fdt.c,v 1.1 2018/09/08 00:40:57 jmcneill Exp $");
+
+#include <sys/param.h>
+#include <sys/bus.h>
+#include <sys/device.h>
+#include <sys/intr.h>
+#include <sys/systm.h>
+#include <sys/kernel.h>
+#include <sys/extent.h>
+#include <sys/queue.h>
+#include <sys/mutex.h>
+#include <sys/kmem.h>
+
+#include <machine/cpu.h>
+
+#include <arm/cpufunc.h>
+
+#include <dev/pci/pcireg.h>
+#include <dev/pci/pcivar.h>
+#include <dev/pci/pciconf.h>
+
+#include <dev/fdt/fdtvar.h>
+
+#define IH_PIN_MASK 0x0000000f
+#define IH_MPSAFE 0x80000000
+
+#define PCIHOST_DEFAULT_BUS_MIN 0
+#define PCIHOST_DEFAULT_BUS_MAX 255
+
+#define PCIHOST_CACHELINE_SIZE arm_dcache_align
+
+/* Physical address format bit definitions */
+#define PHYS_HI_RELO __BIT(31)
+#define PHYS_HI_PREFETCH __BIT(30)
+#define PHYS_HI_ALIASED __BIT(29)
+#define PHYS_HI_SPACE __BITS(25,24)
+#define PHYS_HI_SPACE_CFG 0
+#define PHYS_HI_SPACE_IO 1
+#define PHYS_HI_SPACE_MEM32 2
+#define PHYS_HI_SPACE_MEM64 3
+#define PHYS_HI_BUS __BITS(23,16)
+#define PHYS_HI_DEVICE __BITS(15,11)
+#define PHYS_HI_FUNCTION __BITS(10,8)
+#define PHYS_HI_REGISTER __BITS(7,0)
+
+enum pcihost_type {
+ PCIHOST_CAM = 1,
+ PCIHOST_ECAM,
+};
+
+struct pcihost_softc {
+ device_t sc_dev;
+ bus_dma_tag_t sc_dmat;
+ bus_space_tag_t sc_bst;
+ bus_space_handle_t sc_bsh;
+ int sc_phandle;
+
+ enum pcihost_type sc_type;
+
+ u_int sc_bus_min;
+ u_int sc_bus_max;
+
+ struct arm32_pci_chipset sc_pc;
+};
+
+static int pcihost_match(device_t, cfdata_t, void *);
+static void pcihost_attach(device_t, device_t, void *);
+
+static void pcihost_init(pci_chipset_tag_t, void *);
+static int pcihost_config(struct pcihost_softc *);
+
+static void pcihost_attach_hook(device_t, device_t,
+ struct pcibus_attach_args *);
+static int pcihost_bus_maxdevs(void *, int);
+static pcitag_t pcihost_make_tag(void *, int, int, int);
+static void pcihost_decompose_tag(void *, pcitag_t, int *, int *, int *);
+static pcireg_t pcihost_conf_read(void *, pcitag_t, int);
+static void pcihost_conf_write(void *, pcitag_t, int, pcireg_t);
+static int pcihost_conf_hook(void *, int, int, int, pcireg_t);
+static void pcihost_conf_interrupt(void *, int, int, int, int, int *);
+
+static int pcihost_intr_map(const struct pci_attach_args *,
+ pci_intr_handle_t *);
+static const char *pcihost_intr_string(void *, pci_intr_handle_t,
+ char *, size_t);
+const struct evcnt *pcihost_intr_evcnt(void *, pci_intr_handle_t);
+static int pcihost_intr_setattr(void *, pci_intr_handle_t *, int,
+ uint64_t);
+static void * pcihost_intr_establish(void *, pci_intr_handle_t,
+ int, int (*)(void *), void *);
+static void pcihost_intr_disestablish(void *, void *);
+
+CFATTACH_DECL_NEW(pcihost_fdt, sizeof(struct pcihost_softc),
+ pcihost_match, pcihost_attach, NULL, NULL);
+
+static const struct of_compat_data compat_data[] = {
+ { "pci-host-cam-generic", PCIHOST_CAM },
+ { "pci-host-ecam-generic", PCIHOST_ECAM },
+ { NULL, 0 }
+};
+
+static int
+pcihost_match(device_t parent, cfdata_t cf, void *aux)
+{
+ struct fdt_attach_args * const faa = aux;
+
+ return of_match_compat_data(faa->faa_phandle, compat_data);
+}
+
+static void
+pcihost_attach(device_t parent, device_t self, void *aux)
+{
+ struct pcihost_softc * const sc = device_private(self);
+ struct fdt_attach_args * const faa = aux;
+ struct pcibus_attach_args pba;
+ bus_addr_t cs_addr;
+ bus_size_t cs_size;
+ const u_int *data;
+ int error, len;
+
+ if (fdtbus_get_reg(faa->faa_phandle, 0, &cs_addr, &cs_size) != 0) {
+ aprint_error(": couldn't get registers\n");
+ return;
+ }
+
+ sc->sc_dev = self;
+ sc->sc_dmat = faa->faa_dmat;
+ sc->sc_bst = faa->faa_bst;
+ sc->sc_phandle = faa->faa_phandle;
+ error = bus_space_map(sc->sc_bst, cs_addr, cs_size, 0, &sc->sc_bsh);
+ if (error) {
+ aprint_error(": couldn't map registers: %d\n", error);
+ return;
+ }
+ sc->sc_type = of_search_compatible(sc->sc_phandle, compat_data)->data;
+
+ aprint_naive("\n");
+ aprint_normal(": Generic PCI host controller\n");
+
+ if ((data = fdtbus_get_prop(sc->sc_phandle, "bus-range", &len)) != NULL) {
+ if (len != 8) {
+ aprint_error_dev(self, "malformed 'bus-range' property\n");
+ return;
+ }
+ sc->sc_bus_min = be32toh(data[0]);
+ sc->sc_bus_max = be32toh(data[1]);
+ } else {
+ sc->sc_bus_min = PCIHOST_DEFAULT_BUS_MIN;
+ sc->sc_bus_max = PCIHOST_DEFAULT_BUS_MAX;
+ }
+
+ pcihost_init(&sc->sc_pc, sc);
+
+ if (pcihost_config(sc) != 0)
+ return;
+
+ memset(&pba, 0, sizeof(pba));
+ pba.pba_flags = PCI_FLAGS_MRL_OKAY |
+ PCI_FLAGS_MRM_OKAY |
+ PCI_FLAGS_MWI_OKAY |
+ PCI_FLAGS_MEM_OKAY |
+ PCI_FLAGS_IO_OKAY;
+ pba.pba_iot = sc->sc_bst;
+ pba.pba_memt = sc->sc_bst;
+ pba.pba_dmat = sc->sc_dmat;
+#ifdef _PCI_HAVE_DMA64
+ pba.pba_dmat64 = sc->sc_dmat;
+#endif
+ pba.pba_pc = &sc->sc_pc;
+ pba.pba_bus = 0;
+
+ config_found_ia(self, "pcibus", &pba, pcibusprint);
+}
+
+static void
+pcihost_init(pci_chipset_tag_t pc, void *priv)
+{
+ pc->pc_conf_v = priv;
+ pc->pc_attach_hook = pcihost_attach_hook;
+ pc->pc_bus_maxdevs = pcihost_bus_maxdevs;
+ pc->pc_make_tag = pcihost_make_tag;
+ pc->pc_decompose_tag = pcihost_decompose_tag;
+ pc->pc_conf_read = pcihost_conf_read;
+ pc->pc_conf_write = pcihost_conf_write;
+ pc->pc_conf_hook = pcihost_conf_hook;
+ pc->pc_conf_interrupt = pcihost_conf_interrupt;
+
+ pc->pc_intr_v = priv;
+ pc->pc_intr_map = pcihost_intr_map;
+ pc->pc_intr_string = pcihost_intr_string;
+ pc->pc_intr_evcnt = pcihost_intr_evcnt;
+ pc->pc_intr_setattr = pcihost_intr_setattr;
+ pc->pc_intr_establish = pcihost_intr_establish;
+ pc->pc_intr_disestablish = pcihost_intr_disestablish;
+}
+
+static int
+pcihost_config(struct pcihost_softc *sc)
+{
+ struct extent *ioext = NULL, *memext = NULL, *pmemext = NULL;
+ const u_int *ranges;
+ int error, len;
+
+ ranges = fdtbus_get_prop(sc->sc_phandle, "ranges", &len);
+ if (ranges == NULL) {
+ aprint_error_dev(sc->sc_dev, "missing 'ranges' property\n");
+ return EINVAL;
+ }
+
+ /*
+ * Each entry in the ranges table contains:
+ * - bus address (3 cells)
+ * - cpu physical address (2 cells)
+ * - size (2 cells)
+ * Total size for each entry is 28 bytes (7 cells).
+ */
+ while (len >= 28) {
+ const uint32_t phys_hi = be32dec(&ranges[0]);
+ const uint64_t cpu_phys = be64dec(&ranges[3]);
+ const uint64_t size = be64dec(&ranges[5]);
+
+ switch (__SHIFTOUT(phys_hi, PHYS_HI_SPACE)) {
+ case PHYS_HI_SPACE_IO:
+ if (ioext != NULL) {
+ aprint_error_dev(sc->sc_dev, "ignoring duplicate IO space range\n");
+ continue;
+ }
+ ioext = extent_create("pciio", cpu_phys, cpu_phys + size - 1, NULL, 0, EX_NOWAIT);
+ aprint_verbose_dev(sc->sc_dev,
+ "I/O memory @ 0x%" PRIx64 " size 0x%" PRIx64 "\n",
+ cpu_phys, size);
+ break;
+ case PHYS_HI_SPACE_MEM32:
+ if ((phys_hi & PHYS_HI_PREFETCH) != 0) {
+ if (pmemext != NULL) {
+ aprint_error_dev(sc->sc_dev, "ignoring duplicate mem (prefetchable) range\n");
+ continue;
+ }
+ pmemext = extent_create("pcipmem", cpu_phys, cpu_phys + size - 1, NULL, 0, EX_NOWAIT);
+ aprint_verbose_dev(sc->sc_dev,
+ "32-bit MMIO (prefetchable) @ 0x%" PRIx64 " size 0x%" PRIx64 "\n",
+ cpu_phys, size);
+ } else {
+ if (memext != NULL) {
+ aprint_error_dev(sc->sc_dev, "ignoring duplicate mem (non-prefetchable) range\n");
+ continue;
Home |
Main Index |
Thread Index |
Old Index