Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/netbsd-9]: src/sys/dev/pci regen (ticket #1380)
details: https://anonhg.NetBSD.org/src/rev/aba8296352e0
branches: netbsd-9
changeset: 1026620:aba8296352e0
user: martin <martin%NetBSD.org@localhost>
date: Fri Dec 03 17:34:19 2021 +0000
description:
regen (ticket #1380)
diffstat:
sys/dev/pci/pcidevs.h | 137 +-
sys/dev/pci/pcidevs_data.h | 9752 ++++++++++++++++++++++---------------------
2 files changed, 5160 insertions(+), 4729 deletions(-)
diffs (truncated from 13290 to 300 lines):
diff -r 599ad17ab4cd -r aba8296352e0 sys/dev/pci/pcidevs.h
--- a/sys/dev/pci/pcidevs.h Fri Dec 03 17:32:42 2021 +0000
+++ b/sys/dev/pci/pcidevs.h Fri Dec 03 17:34:19 2021 +0000
@@ -1,10 +1,10 @@
-/* $NetBSD: pcidevs.h,v 1.1371.2.10 2021/10/21 14:24:27 martin Exp $ */
+/* $NetBSD: pcidevs.h,v 1.1371.2.11 2021/12/03 17:34:19 martin Exp $ */
/*
* THIS FILE IS AUTOMATICALLY GENERATED. DO NOT EDIT.
*
* generated from:
- * NetBSD: pcidevs,v 1.1383.2.10 2021/10/21 14:22:56 martin Exp
+ * NetBSD: pcidevs,v 1.1383.2.11 2021/12/03 17:32:42 martin Exp
*/
/*
@@ -5165,6 +5165,7 @@
#define PCI_PRODUCT_INTEL_GLK_FASTSPI 0x3196 /* Gemini Lake Fast SPI */
#define PCI_PRODUCT_INTEL_GLK_ESPI 0x3197 /* Gemini Lake eSPI */
#define PCI_PRODUCT_INTEL_GLK_HDA 0x3198 /* Gemini Lake HD Audio */
+#define PCI_PRODUCT_INTEL_GLK_TXE_HECI_1 0x319a /* Gemini Lake TXE HECI 1 */
#define PCI_PRODUCT_INTEL_GLK_ISH 0x31a2 /* Gemini Lake Integrated Sensor Hub */
#define PCI_PRODUCT_INTEL_GLK_XHCI 0x31a8 /* Gemini Lake USB Host (xHCI) */
#define PCI_PRODUCT_INTEL_GLK_XDCI 0x31aa /* Gemini Lake USB Device (xDCI) */
@@ -5632,12 +5633,134 @@
#define PCI_PRODUCT_INTEL_5HS_H_GSPI_2 0x43fb /* 500 Series PCH-H GSPI 2 */
#define PCI_PRODUCT_INTEL_5HS_H_ISH 0x43fc /* 500 Series PCH-H Integrated Sensor Hub */
#define PCI_PRODUCT_INTEL_5HS_H_GSPI_3 0x43fd /* 500 Series PCH-H GSPI 3 */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_3 0x4512 /* Elkhart Lake Transaction Router (SKU 3) */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_3A 0x451e /* Elkhart Lake Transaction Router (SKU 3A) */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_5 0x4514 /* Elkhart Lake Transaction Router (SKU 5) */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_8 0x4516 /* Elkhart Lake Transaction Router (SKU 8) */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_12 0x4518 /* Elkhart Lake Transaction Router (SKU 12) */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_1 0x4522 /* Elkhart Lake Transaction Router (SKU 1) */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_1A 0x4538 /* Elkhart Lake Transaction Router (SKU 1A) */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_4 0x4526 /* Elkhart Lake Transaction Router (SKU 4) */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_6 0x4528 /* Elkhart Lake Transaction Router (SKU 6) */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_7 0x452a /* Elkhart Lake Transaction Router (SKU 7) */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_9 0x452c /* Elkhart Lake Transaction Router (SKU 9) */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_10 0x452e /* Elkhart Lake Transaction Router (SKU 10) */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_11 0x4532 /* Elkhart Lake Transaction Router (SKU 11) */
+#define PCI_PRODUCT_INTEL_EHL_TROUTER_2 0x453a /* Elkhart Lake Transaction Router (SKU 2) */
+#define PCI_PRODUCT_INTEL_EHL_GPU_16 0x4551 /* Elkhart Lake GPU (16EU) */
+#define PCI_PRODUCT_INTEL_EHL_GPU_32_SUPER 0x4551 /* Elkhart Lake GPU (32EU Super) */
+#define PCI_PRODUCT_INTEL_EHL_GPU_32 0x4551 /* Elkhart Lake GPU (32EU) */
+#define PCI_PRODUCT_INTEL_EHL_DPTF 0x4503 /* Elkhart Lake DPTF */
+#define PCI_PRODUCT_INTEL_EHL_GNA 0x4511 /* Elkhart Lake GNA */
+#define PCI_PRODUCT_INTEL_EHL_TRACE_2 0x4529 /* Elkhart Lake Trace Hub (Compute Die) */
+#define PCI_PRODUCT_INTEL_EHL_ESPI 0x4b00 /* Elkhart Lake eSPI */
+#define PCI_PRODUCT_INTEL_EHL_P2SB 0x4b20 /* Elkhart Lake P2SB */
+#define PCI_PRODUCT_INTEL_EHL_PMC 0x4b21 /* Elkhart Lake PMC */
+#define PCI_PRODUCT_INTEL_EHL_SMB 0x4b23 /* Elkhart Lake SMBus */
+#define PCI_PRODUCT_INTEL_EHL_SPI_FLASH 0x4b24 /* Elkhart Lake SPI (FLASH & TPM) */
+#define PCI_PRODUCT_INTEL_EHL_TRACE_1 0x4b26 /* Elkhart Lake Trace Hub (PCH) */
+#define PCI_PRODUCT_INTEL_EHL_SIO_UART_0 0x4b28 /* Elkhart Lake SIO UART 0 */
+#define PCI_PRODUCT_INTEL_EHL_SIO_UART_1 0x4b29 /* Elkhart Lake SIO UART 1 */
+#define PCI_PRODUCT_INTEL_EHL_SIO_SPI_0 0x4b2a /* Elkhart Lake SIO SPI 0 */
+#define PCI_PRODUCT_INTEL_EHL_SIO_SPI_1 0x4b2b /* Elkhart Lake SIO SPI 1 */
+#define PCI_PRODUCT_INTEL_EHL_IEH 0x4b2f /* Elkhart Lake IEH */
+#define PCI_PRODUCT_INTEL_EHL_ETH 0x4b32 /* Elkhart Lake Ethernet */
+#define PCI_PRODUCT_INTEL_EHL_SIO_SPI_2 0x4b37 /* Elkhart Lake SIO SPI 2 */
+#define PCI_PRODUCT_INTEL_EHL_PCIE_RP_0 0x4b38 /* Elkhart Lake PCIe Root Port 0 (PCIe 0, Single VC) */
+#define PCI_PRODUCT_INTEL_EHL_PCIE_RP_1 0x4b39 /* Elkhart Lake PCIe Root Port 1 (PCIe 0, Single VC) */
+#define PCI_PRODUCT_INTEL_EHL_PCIE_RP_2 0x4b3a /* Elkhart Lake PCIe Root Port 2 (PCIe 0, Single VC) */
+#define PCI_PRODUCT_INTEL_EHL_PCIE_RP_3 0x4b3b /* Elkhart Lake PCIe Root Port 3 (PCIe 0, Single VC) */
+#define PCI_PRODUCT_INTEL_EHL_PCIE_RP_4 0x4b3c /* Elkhart Lake PCIe Root Port 4 (PCIe 1, Multi VC) */
+#define PCI_PRODUCT_INTEL_EHL_PCIE_RP_5 0x4b3d /* Elkhart Lake PCIe Root Port 5 (PCIe 2, Multi VC) */
+#define PCI_PRODUCT_INTEL_EHL_PCIE_RP_6 0x4b3e /* Elkhart Lake PCIe Root Port 6 (PCIe 3, Multi VC) */
+#define PCI_PRODUCT_INTEL_EHL_SIO_I2C_6 0x4b44 /* Elkhart Lake SIO I2C 6 */
+#define PCI_PRODUCT_INTEL_EHL_SIO_I2C_7 0x4b45 /* Elkhart Lake SIO I2C 7 */
+#define PCI_PRODUCT_INTEL_EHL_EMMC 0x4b47 /* Elkhart Lake eMMC */
+#define PCI_PRODUCT_INTEL_EHL_SDIO 0x4b48 /* Elkhart Lake SDIO */
+#define PCI_PRODUCT_INTEL_EHL_SI 0x4b4a /* Elkhart Lake Safety Island */
+#define PCI_PRODUCT_INTEL_EHL_SIO_I2C_4 0x4b4b /* Elkhart Lake SIO I2C 4 */
+#define PCI_PRODUCT_INTEL_EHL_SIO_I2C_5 0x4b4c /* Elkhart Lake SIO I2C 5 */
+#define PCI_PRODUCT_INTEL_EHL_SIO_UART_2 0x4b4d /* Elkhart Lake SIO UART 2 */
+#define PCI_PRODUCT_INTEL_EHL_CAVS_1 0x4b55 /* Elkhart Lake cAVS */
+#define PCI_PRODUCT_INTEL_EHL_CAVS_2 0x4b56 /* Elkhart Lake cAVS */
+#define PCI_PRODUCT_INTEL_EHL_CAVS_3 0x4b57 /* Elkhart Lake cAVS */
+#define PCI_PRODUCT_INTEL_EHL_CAVS_4 0x4b58 /* Elkhart Lake cAVS */
+#define PCI_PRODUCT_INTEL_EHL_CAVS_5 0x4b59 /* Elkhart Lake cAVS */
+#define PCI_PRODUCT_INTEL_EHL_CAVS_6 0x4b5a /* Elkhart Lake cAVS */
+#define PCI_PRODUCT_INTEL_EHL_CAVS_7 0x4b5b /* Elkhart Lake cAVS */
+#define PCI_PRODUCT_INTEL_EHL_CAVS_8 0x4b5c /* Elkhart Lake cAVS */
+#define PCI_PRODUCT_INTEL_EHL_AHCI 0x4b60 /* Elkhart Lake AHCI */
+#define PCI_PRODUCT_INTEL_EHL_HPET 0x4b68 /* Elkhart Lake HPET */
+#define PCI_PRODUCT_INTEL_EHL_IOAPIC 0x4b69 /* Elkhart Lake IOAPIC */
+#define PCI_PRODUCT_INTEL_EHL_CSE_UMA 0x4b6c /* Elkhart Lake CSE UMA Access */
+#define PCI_PRODUCT_INTEL_EHL_CSE_PTTDMA 0x4b6b /* Elkhart Lake CSE PTT DMA */
+#define PCI_PRODUCT_INTEL_EHL_CSE_HECI_0 0x4b70 /* Elkhart Lake CSE HECI 0 */
+#define PCI_PRODUCT_INTEL_EHL_CSE_HECI_1 0x4b71 /* Elkhart Lake CSE HECI 1 */
+#define PCI_PRODUCT_INTEL_EHL_CSE_HECI_2 0x4b74 /* Elkhart Lake CSE HECI 2 */
+#define PCI_PRODUCT_INTEL_EHL_CSE_HECI_3 0x4b75 /* Elkhart Lake CSE HECI 3 */
+#define PCI_PRODUCT_INTEL_EHL_SIO_I2C_0 0x4b78 /* Elkhart Lake SIO I2C 0 */
+#define PCI_PRODUCT_INTEL_EHL_SIO_I2C_1 0x4b79 /* Elkhart Lake SIO I2C 1 */
+#define PCI_PRODUCT_INTEL_EHL_SIO_I2C_2 0x4b7a /* Elkhart Lake SIO I2C 2 */
+#define PCI_PRODUCT_INTEL_EHL_SIO_I2C_3 0x4b7b /* Elkhart Lake SIO I2C 3 */
+#define PCI_PRODUCT_INTEL_EHL_XHCI 0x4b7d /* Elkhart Lake xHCI */
+#define PCI_PRODUCT_INTEL_EHL_XDCI 0x4b7e /* Elkhart Lake xDCI */
+#define PCI_PRODUCT_INTEL_EHL_PSE_QEP_1 0x4b81 /* Elkhart Lake PSE QEP 1 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_QEP_2 0x4b82 /* Elkhart Lake PSE QEP 2 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_QEP_3 0x4b83 /* Elkhart Lake PSE QEP 3 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_SPI_0 0x4b84 /* Elkhart Lake PSE SPI 0 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_SPI_1 0x4b85 /* Elkhart Lake PSE SPI 1 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_SPI_2 0x4b86 /* Elkhart Lake PSE SPI 2 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_SPI_3 0x4b87 /* Elkhart Lake PSE SPI 3 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_GPIO_0 0x4b88 /* Elkhart Lake PSE GPIO 0 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_GPIO_1 0x4b89 /* Elkhart Lake PSE GPIO 1 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_UART_0 0x4b96 /* Elkhart Lake PSE UART 0 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_UART_1 0x4b97 /* Elkhart Lake PSE UART 1 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_UART_2 0x4b98 /* Elkhart Lake PSE UART 2 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_UART_3 0x4b99 /* Elkhart Lake PSE UART 3 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_UART_4 0x4b9a /* Elkhart Lake PSE UART 4 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_UART_5 0x4b9b /* Elkhart Lake PSE UART 5 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_I2S_0 0x4b9c /* Elkhart Lake PSE I2S 0 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_I2S_1 0x4b9d /* Elkhart Lake PSE I2S 1 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_ETH_0_RGMII 0x4ba0 /* Elkhart Lake PSE Ethernet 0 (RGMII 1G) */
+#define PCI_PRODUCT_INTEL_EHL_PSE_ETH_0_SGMII_1G 0x4ba1 /* Elkhart Lake PSE Ethernet 0 (SGMII 1G) */
+#define PCI_PRODUCT_INTEL_EHL_PSE_ETH_0_SGMII_2_5G 0x4ba2 /* Elkhart Lake PSE Ethernet 0 (SGMII 2.5G) */
+#define PCI_PRODUCT_INTEL_EHL_PSE_ETH_1_RGMII 0x4bb0 /* Elkhart Lake PSE Ethernet 1 (RGMII 1G) */
+#define PCI_PRODUCT_INTEL_EHL_PSE_ETH_1_SGMII_1G 0x4bb1 /* Elkhart Lake PSE Ethernet 1 (SGMII 1G) */
+#define PCI_PRODUCT_INTEL_EHL_PSE_ETH_1_SGMII_2_5G 0x4bb2 /* Elkhart Lake PSE Ethernet 1 (SGMII 1G) */
+#define PCI_PRODUCT_INTEL_EHL_PSE_LH2OSE 0x4bb3 /* Elkhart Lake PSE LH2OSE */
+#define PCI_PRODUCT_INTEL_EHL_PSE_DMA_0 0x4bb4 /* Elkhart Lake PSE DMA 0 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_DMA_1 0x4bb5 /* Elkhart Lake PSE DMA 1 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_DMA_2 0x4bb6 /* Elkhart Lake PSE DMA 2 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_PWM 0x4bb7 /* Elkhart Lake PSE PWM */
+#define PCI_PRODUCT_INTEL_EHL_PSE_I2C_0 0x4bb9 /* Elkhart Lake PSE I2C 0 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_I2C_1 0x4bba /* Elkhart Lake PSE I2C 1 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_I2C_2 0x4bbb /* Elkhart Lake PSE I2C 2 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_I2C_3 0x4bbc /* Elkhart Lake PSE I2C 3 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_I2C_4 0x4bbd /* Elkhart Lake PSE I2C 4 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_I2C_5 0x4bbe /* Elkhart Lake PSE I2C 5 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_I2C_6 0x4bbf /* Elkhart Lake PSE I2C 6 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_I2C_7 0x4bc0 /* Elkhart Lake PSE I2C 7 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_CAN_0 0x4bc1 /* Elkhart Lake PSE CAN 0 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_CAN_1 0x4bc2 /* Elkhart Lake PSE CAN 1 */
+#define PCI_PRODUCT_INTEL_EHL_PSE_QEP_0 0x4bc3 /* Elkhart Lake PSE QEP 0 */
+#define PCI_PRODUCT_INTEL_RKL_PCIE_RP_0 0x4c01 /* Rocket Lake PCIe Root Port 0 (x16) */
+#define PCI_PRODUCT_INTEL_RKL_DPTF 0x4c03 /* Rocket Lake DPTF */
+#define PCI_PRODUCT_INTEL_RKL_PCIE_RP_1 0x4c05 /* Rocket Lake PCIe Root Port 1 (x8) */
+#define PCI_PRODUCT_INTEL_RKL_PCIE_RP_2 0x4c07 /* Rocket Lake PCIe Root Port 2 (x4) */
+#define PCI_PRODUCT_INTEL_RKL_PCIE_RP_3 0x4c09 /* Rocket Lake PCIe Root Port 3 (x4) */
+#define PCI_PRODUCT_INTEL_RKL_GNA 0x4c11 /* Rocket Lake Gauss Newton Algorithm */
+#define PCI_PRODUCT_INTEL_RKL_8C_HOST 0x4c43 /* Rocket Lake (8Core) Host */
+#define PCI_PRODUCT_INTEL_RKL_6C_HOST 0x4c53 /* Rocket Lake (8Core) Host */
+#define PCI_PRODUCT_INTEL_RKL_IGD_1 0x4c8a /* Rocket Lake UHD Graphics 750 (32EU) */
+#define PCI_PRODUCT_INTEL_RKL_IGD_2 0x4c8b /* Rocket Lake UHD Graphics 730 (24EU) */
+#define PCI_PRODUCT_INTEL_RKL_IGD_3 0x4c90 /* Rocket Lake (Xeon W) UHD Graphics 750 */
+#define PCI_PRODUCT_INTEL_RKL_IGD_4 0x4c9a /* Rocket Lake (Xeon E) UHD Graphics 750 */
#define PCI_PRODUCT_INTEL_JSL_ESPI 0x4d87 /* Jasper Lake eSPI */
#define PCI_PRODUCT_INTEL_JSL_P2SB 0x4da0 /* Jasper Lake P2SB */
#define PCI_PRODUCT_INTEL_JSL_PMC 0x4da1 /* Jasper Lake PMC */
#define PCI_PRODUCT_INTEL_JSL_SMB 0x4da3 /* Jasper Lake SMBus */
#define PCI_PRODUCT_INTEL_JSL_SPI_FLASH 0x4da4 /* Jasper Lake SPI (FLASH) */
-#define PCI_PRODUCT_INTEL_JSL_TRACE 0x4da6 /* Jasper Lake Intel Trace Hub */
+#define PCI_PRODUCT_INTEL_JSL_TRACE_1 0x4da6 /* Jasper Lake Intel Trace Hub (PCH) */
#define PCI_PRODUCT_INTEL_JSL_UART_0 0x4da8 /* Jasper Lake UART 0 */
#define PCI_PRODUCT_INTEL_JSL_UART_1 0x4da9 /* Jasper Lake UART 1 */
#define PCI_PRODUCT_INTEL_JSL_SPI_0 0x4daa /* Jasper Lake SPI 0 */
@@ -5677,7 +5800,13 @@
#define PCI_PRODUCT_INTEL_JSL_SCS 0x4df8 /* Jasper Lake SD Card */
#define PCI_PRODUCT_INTEL_JSL_SPI_2 0x4dfb /* Jasper Lake SPI 2 */
#define PCI_PRODUCT_INTEL_JSL_DPTF 0x4e03 /* Jasper Lake DPTF */
-#define PCI_PRODUCT_INTEL_JSL_HB 0x4e22 /* Jasper Lake Processor Transaction Route */
+#define PCI_PRODUCT_INTEL_JSL_TROUTER_4_1 0x4e12 /* Jasper Lake Processor Transaction Router (SKU 4) */
+#define PCI_PRODUCT_INTEL_JSL_TROUTER_2_1 0x4e14 /* Jasper Lake Processor Transaction Router (SKU 2) */
+#define PCI_PRODUCT_INTEL_JSL_TROUTER_2_2 0x4e22 /* Jasper Lake Processor Transaction Router (SKU 2) */
+#define PCI_PRODUCT_INTEL_JSL_TROUTER_4_2 0x4e24 /* Jasper Lake Processor Transaction Router (SKU 4) */
+#define PCI_PRODUCT_INTEL_JSL_TROUTER_4_3 0x4e26 /* Jasper Lake Processor Transaction Router (SKU 4) */
+#define PCI_PRODUCT_INTEL_JSL_TROUTER_4_4 0x4e28 /* Jasper Lake Processor Transaction Router (SKU 4) */
+#define PCI_PRODUCT_INTEL_JSL_TRACE_2 0x4da6 /* Jasper Lake Intel Trace Hub (Compute Die) */
#define PCI_PRODUCT_INTEL_JSL_GPU_EU_16 0x4e55 /* Jasper Lake GPU 16 EU */
#define PCI_PRODUCT_INTEL_JSL_GPU_EU_24 0x4e61 /* Jasper Lake GPU 24 EU */
#define PCI_PRODUCT_INTEL_JSL_GPU_EU_32 0x4e71 /* Jasper Lake GPU 32 EU */
diff -r 599ad17ab4cd -r aba8296352e0 sys/dev/pci/pcidevs_data.h
--- a/sys/dev/pci/pcidevs_data.h Fri Dec 03 17:32:42 2021 +0000
+++ b/sys/dev/pci/pcidevs_data.h Fri Dec 03 17:34:19 2021 +0000
@@ -1,10 +1,10 @@
-/* $NetBSD: pcidevs_data.h,v 1.1370.2.10 2021/10/21 14:24:27 martin Exp $ */
+/* $NetBSD: pcidevs_data.h,v 1.1370.2.11 2021/12/03 17:34:19 martin Exp $ */
/*
* THIS FILE IS AUTOMATICALLY GENERATED. DO NOT EDIT.
*
* generated from:
- * NetBSD: pcidevs,v 1.1383.2.10 2021/10/21 14:22:56 martin Exp
+ * NetBSD: pcidevs,v 1.1383.2.11 2021/12/03 17:32:42 martin Exp
*/
/*
@@ -9027,6 +9027,8 @@
27871, 22957, 23091, 0,
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_HDA,
27871, 22957, 8152, 7021, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_TXE_HECI_1,
+ 27871, 22957, 26513, 23552, 8088, 0,
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_ISH,
27871, 22957, 692, 23208, 8664, 0,
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_GLK_XHCI,
@@ -9961,562 +9963,818 @@
28558, 6443, 28562, 692, 23208, 8664, 0,
PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_5HS_H_GSPI_3,
28558, 6443, 28562, 23498, 6389, 0,
- PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_JSL_ESPI,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TROUTER_3,
+ 28610, 22957, 24105, 24117, 28618, 8827, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TROUTER_3A,
+ 28610, 22957, 24105, 24117, 28618, 28623, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TROUTER_5,
+ 28610, 22957, 24105, 24117, 28618, 8833, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TROUTER_8,
+ 28610, 22957, 24105, 24117, 28618, 28627, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TROUTER_12,
+ 28610, 22957, 24105, 24117, 28618, 28630, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TROUTER_1,
+ 28610, 22957, 24105, 24117, 28618, 8821, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TROUTER_1A,
+ 28610, 22957, 24105, 24117, 28618, 28634, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TROUTER_4,
+ 28610, 22957, 24105, 24117, 28618, 8830, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TROUTER_6,
+ 28610, 22957, 24105, 24117, 28618, 28638, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TROUTER_7,
+ 28610, 22957, 24105, 24117, 28618, 28641, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TROUTER_9,
+ 28610, 22957, 24105, 24117, 28618, 28644, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TROUTER_10,
+ 28610, 22957, 24105, 24117, 28618, 28647, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TROUTER_11,
+ 28610, 22957, 24105, 24117, 28618, 28651, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TROUTER_2,
+ 28610, 22957, 24105, 24117, 28618, 8824, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_GPU_16,
+ 28610, 22957, 13431, 28655, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_GPU_32_SUPER,
+ 28610, 22957, 13431, 28662, 28668, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_GPU_32,
+ 28610, 22957, 13431, 28675, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_DPTF,
+ 28610, 22957, 27878, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_GNA,
+ 28610, 22957, 27883, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TRACE_2,
+ 28610, 22957, 23113, 8664, 28682, 28691, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_ESPI,
28610, 22957, 23091, 0,
- PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_JSL_P2SB,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_P2SB,
28610, 22957, 23096, 0,
- PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_JSL_PMC,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_PMC,
28610, 22957, 23101, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_SMB,
+ 28610, 22957, 8677, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_SPI_FLASH,
+ 28610, 22957, 16686, 28696, 647, 28703, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_TRACE_1,
+ 28610, 22957, 23113, 8664, 28708, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_SIO_UART_0,
+ 28610, 22957, 26468, 7941, 8086, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_SIO_UART_1,
+ 28610, 22957, 26468, 7941, 8088, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_SIO_SPI_0,
+ 28610, 22957, 26468, 16686, 8086, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_SIO_SPI_1,
+ 28610, 22957, 26468, 16686, 8088, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_IEH,
+ 28610, 22957, 28714, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_ETH,
+ 28610, 22957, 5684, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_SIO_SPI_2,
+ 28610, 22957, 26468, 16686, 6378, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_PCIE_RP_0,
+ 28610, 22957, 8140, 8092, 8105, 8086, 10117, 28718, 6542, 28721, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_PCIE_RP_1,
+ 28610, 22957, 8140, 8092, 8105, 8088, 10117, 28718, 6542, 28721, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_PCIE_RP_2,
+ 28610, 22957, 8140, 8092, 8105, 6378, 10117, 28718, 6542, 28721, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_PCIE_RP_3,
+ 28610, 22957, 8140, 8092, 8105, 6389, 10117, 28718, 6542, 28721, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_PCIE_RP_4,
+ 28610, 22957, 8140, 8092, 8105, 6753, 10117, 28725, 9380, 28721, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_PCIE_RP_5,
+ 28610, 22957, 8140, 8092, 8105, 8090, 10117, 28728, 9380, 28721, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_PCIE_RP_6,
+ 28610, 22957, 8140, 8092, 8105, 8863, 10117, 28731, 9380, 28721, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_SIO_I2C_6,
+ 28610, 22957, 26468, 16730, 8863, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_SIO_I2C_7,
+ 28610, 22957, 26468, 16730, 8865, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_EMMC,
+ 28610, 22957, 23131, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_SDIO,
+ 28610, 22957, 26508, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_SI,
+ 28610, 22957, 28734, 28741, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_SIO_I2C_4,
+ 28610, 22957, 26468, 16730, 6753, 0,
+ PCI_VENDOR_INTEL, PCI_PRODUCT_INTEL_EHL_SIO_I2C_5,
Home |
Main Index |
Thread Index |
Old Index