Source-Changes-HG archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
[src/trunk]: src/sys/arch s/setted/set/
details: https://anonhg.NetBSD.org/src/rev/9cc9f8324b24
branches: trunk
changeset: 365262:9cc9f8324b24
user: andvar <andvar%NetBSD.org@localhost>
date: Sat Apr 16 17:35:57 2022 +0000
description:
s/setted/set/
diffstat:
sys/arch/hpcmips/dev/plumvideo.c | 6 +++---
sys/arch/playstation2/ee/sif.c | 6 +++---
2 files changed, 6 insertions(+), 6 deletions(-)
diffs (54 lines):
diff -r 8a715b5253b4 -r 9cc9f8324b24 sys/arch/hpcmips/dev/plumvideo.c
--- a/sys/arch/hpcmips/dev/plumvideo.c Sat Apr 16 17:34:34 2022 +0000
+++ b/sys/arch/hpcmips/dev/plumvideo.c Sat Apr 16 17:35:57 2022 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: plumvideo.c,v 1.43 2021/08/07 16:18:54 thorpej Exp $ */
+/* $NetBSD: plumvideo.c,v 1.44 2022/04/16 17:35:57 andvar Exp $ */
/*-
* Copyright (c) 1999-2002 The NetBSD Foundation, Inc.
@@ -30,7 +30,7 @@
*/
#include <sys/cdefs.h>
-__KERNEL_RCSID(0, "$NetBSD: plumvideo.c,v 1.43 2021/08/07 16:18:54 thorpej Exp $");
+__KERNEL_RCSID(0, "$NetBSD: plumvideo.c,v 1.44 2022/04/16 17:35:57 andvar Exp $");
#undef PLUMVIDEODEBUG
@@ -356,7 +356,7 @@
chip->vc_fbdepth = bpp;
/*
- * Get display size from WindowsCE setted.
+ * Get display size from WindowsCE set.
*/
chip->vc_fbwidth = width = bootinfo->fb_width =
plum_conf_read(regt, regh, PLUM_VIDEO_PLHPX_REG) + 1;
diff -r 8a715b5253b4 -r 9cc9f8324b24 sys/arch/playstation2/ee/sif.c
--- a/sys/arch/playstation2/ee/sif.c Sat Apr 16 17:34:34 2022 +0000
+++ b/sys/arch/playstation2/ee/sif.c Sat Apr 16 17:35:57 2022 +0000
@@ -1,4 +1,4 @@
-/* $NetBSD: sif.c,v 1.11 2016/07/18 22:24:15 maya Exp $ */
+/* $NetBSD: sif.c,v 1.12 2022/04/16 17:35:57 andvar Exp $ */
/*-
* Copyright (c) 2001 The NetBSD Foundation, Inc.
@@ -30,7 +30,7 @@
*/
#include <sys/cdefs.h>
-__KERNEL_RCSID(0, "$NetBSD: sif.c,v 1.11 2016/07/18 22:24:15 maya Exp $");
+__KERNEL_RCSID(0, "$NetBSD: sif.c,v 1.12 2022/04/16 17:35:57 andvar Exp $");
#include "debug_playstation2.h"
@@ -101,7 +101,7 @@
{
/*
* To avoid cache inconsistecy as the result of DMA(to memory),
- * DMA buffer size is setted to multiple of CPU cache line size (64B)
+ * DMA buffer size is set to multiple of CPU cache line size (64B)
* and aligned to cache line.
*/
seg->size = ROUND64(size);
Home |
Main Index |
Thread Index |
Old Index