Source-Changes-HG archive

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]

[src/trunk]: src/sys/arch/x86/include Add top-down slots event bit of archite...



details:   https://anonhg.NetBSD.org/src/rev/ac3cc920645d
branches:  trunk
changeset: 366764:ac3cc920645d
user:      msaitoh <msaitoh%NetBSD.org@localhost>
date:      Mon Jun 13 06:22:31 2022 +0000

description:
Add top-down slots event bit of architectural performance monitoring leaf.

diffstat:

 sys/arch/x86/include/specialreg.h |  9 +++++----
 1 files changed, 5 insertions(+), 4 deletions(-)

diffs (24 lines):

diff -r 657bf52b351e -r ac3cc920645d sys/arch/x86/include/specialreg.h
--- a/sys/arch/x86/include/specialreg.h Sun Jun 12 20:17:35 2022 +0000
+++ b/sys/arch/x86/include/specialreg.h Mon Jun 13 06:22:31 2022 +0000
@@ -1,4 +1,4 @@
-/*     $NetBSD: specialreg.h,v 1.189 2022/02/01 05:27:40 msaitoh Exp $ */
+/*     $NetBSD: specialreg.h,v 1.190 2022/06/13 06:22:31 msaitoh Exp $ */
 
 /*
  * Copyright (c) 2014-2020 The NetBSD Foundation, Inc.
@@ -557,10 +557,11 @@
 #define CPUID_PERF_LLCMISS     __BIT(4)       /* No LLCache miss */
 #define CPUID_PERF_BRINSRETR   __BIT(5)       /* No branch inst. retried */
 #define CPUID_PERF_BRMISPRRETR __BIT(6)       /* No branch mispredict retry */
+#define CPUID_PERF_TOPDOWNSLOT __BIT(7)       /* No top-down slots */
 
-#define CPUID_PERF_FLAGS1      "\177\20"                             \
-       "b\0CORECYCL\0" "b\1INSTRETRY\0" "b\2REFCYCL\0" "b\3LLCREF\0" \
-       "b\4LLCMISS\0" "b\5BRINSRETR\0" "b\6BRMISPRRETR\0"
+#define CPUID_PERF_FLAGS1      "\177\20"                                     \
+       "b\0CORECYCL\0" "b\1INSTRETRY\0" "b\2REFCYCL\0" "b\3LLCREF\0"         \
+       "b\4LLCMISS\0" "b\5BRINSRETR\0" "b\6BRMISPRRETR\0" "b\7TOPDOWNSLOT\0"
 
 /* %edx */
 #define CPUID_PERF_NFFPC       __BITS(4, 0)   /* Num of fixed-funct perfcnt */



Home | Main Index | Thread Index | Old Index