Source-Changes archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
CVS commit: syssrc/sys/arch
Module Name: syssrc
Committed By: scw
Date: Mon Oct 14 14:19:29 UTC 2002
Modified Files:
syssrc/sys/arch/evbsh5/dev: superio.c sysfpga.c sysfpgavar.h
syssrc/sys/arch/evbsh5/evbsh5: locore.S
syssrc/sys/arch/evbsh5/pci: pci_intr_machdep.c
syssrc/sys/arch/sh5/dev: intc.c
syssrc/sys/arch/sh5/include: intr.h
syssrc/sys/arch/sh5/pci: sh5_pci.c
syssrc/sys/arch/sh5/sh5: interrupt.c
Log Message:
Interrupt overhaul:
- Allocate interrupt handles dynamically from a pool(9) to reduce the
number of TLB misses during interrupt dispatch.
- Fully support evcnt(9) in all interrupt dispatchers.
To generate a diff of this commit:
cvs rdiff -r1.9 -r1.10 syssrc/sys/arch/evbsh5/dev/superio.c
cvs rdiff -r1.11 -r1.12 syssrc/sys/arch/evbsh5/dev/sysfpga.c
cvs rdiff -r1.5 -r1.6 syssrc/sys/arch/evbsh5/dev/sysfpgavar.h
cvs rdiff -r1.7 -r1.8 syssrc/sys/arch/evbsh5/evbsh5/locore.S
cvs rdiff -r1.1 -r1.2 syssrc/sys/arch/evbsh5/pci/pci_intr_machdep.c
cvs rdiff -r1.7 -r1.8 syssrc/sys/arch/sh5/dev/intc.c
cvs rdiff -r1.4 -r1.5 syssrc/sys/arch/sh5/include/intr.h
cvs rdiff -r1.6 -r1.7 syssrc/sys/arch/sh5/pci/sh5_pci.c
cvs rdiff -r1.5 -r1.6 syssrc/sys/arch/sh5/sh5/interrupt.c
Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.
Home |
Main Index |
Thread Index |
Old Index