Source-Changes archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
CVS commit: src/sys/arch/riscv/riscv
Module Name: src
Committed By: skrll
Date: Sat May 1 07:11:12 UTC 2021
Modified Files:
src/sys/arch/riscv/riscv: autoconf.c
Log Message:
Enable interrupts at the end of cpu_configure
To generate a diff of this commit:
cvs rdiff -u -r1.2 -r1.3 src/sys/arch/riscv/riscv/autoconf.c
Please note that diffs are not public domain; they are subject to the
copyright notices on the relevant files.
Home |
Main Index |
Thread Index |
Old Index