Subject: [Fwd: Re: port-i386/36428: piixpcib boot hang on 4.0_BETA2]
To: None <tech-kern@netbsd.org>
From: doomwarrior <doomwarriorx@gmail.com>
List: tech-kern
Date: 07/01/2007 10:28:28
This is a multi-part message in MIME format.
--------------000903060307020601070004
Content-Type: text/plain; charset=ISO-8859-15; format=flowed
Content-Transfer-Encoding: 7bit
> update my box to current. So I could do a diff against current and wrote
> a man page for the driver. Which doen't exists atm.
>It would be nice to get any response either on the man page, on the
>patch or on both ;-)
>The man page is attached to this mail.
I forwarded this email to tech-kern, because I don't get any response until know
and want to see somthing happening before the patch starting to rot.
Best Regads
Stephan
PS. please put me on CC on response, because I'm not subscriped at this list.
Index: piixpcib.c
===================================================================
RCS file: /pub/NetBSD-CVS/src/sys/arch/i386/pci/piixpcib.c,v
retrieving revision 1.10
diff -r1.10 piixpcib.c
228a229,230
> aprint_debug("piixpcib: GSIC call EAX: 0x%x EBX: 0x%x ECX: 0x%x
EDX: 0x%x\n", regs.EAX, regs.EBX, regs.ECX, regs.EDX);
>
372,376c374,394
< /* setup some defaults */
< sc->sc_smi_cmd = 0xb2;
< sc->sc_smi_data = 0xb3;
< sc->sc_command = 0x47534982;
< sc->sc_flags = 0;
---
> struct cpu_info *ci = &cpu_info_primary;
>
> /* setup default values for supported processor types
or bail out */
> switch(ci->ci_signature) {
> case 0x680:
> case 0x681:
> case 0x683:
> case 0x686:
> case 0x6B0:
> case 0x6B1:
> case 0x6B4:
> /* setup some defaults */
> sc->sc_smi_cmd = 0xb2;
> sc->sc_smi_data = 0xb3;
> sc->sc_command = 0x47534982;
> sc->sc_flags = 0;
> break;
> default:
> aprint_verbose("%s: SpeedStep SMI not
supported by processor\n", sc->sc_dev.dv_xname);
> return;
> }
--------------000903060307020601070004
Content-Type: text/plain;
name="piixpcib.4"
Content-Transfer-Encoding: 7bit
Content-Disposition: inline;
filename="piixpcib.4"
.\" Copyright (c) 2007 Stephan Meisinger
.\"
.\" Permission to use, copy, modify, and distribute this software for any
.\" purpose with or without fee is hereby granted, provided that the above
.\" copyright notice and this permission notice appear in all copies.
.\"
.\" THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
.\" WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
.\" MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
.\" ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
.\" WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
.\" ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
.\" OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
.\"
.Dd Jun 10, 2007
.Dt PIIXPCIB 4
.Os
.Sh NAME
.Nm piixpcib
.Nd Intel PIIX4 PCI-ISA bridge with SpeedStep
.Sh SYNOPSIS
.Cd "piixpcib* at pci? dev ? function ?"
.Cd "isa* at piipcib?"
.Sh DESCRIPTION
The
.Nm
driver provides support for the Intel PIIX and compatible PCI-ISA Bridge
with Intel's first generation SpeedStep.
.Pp
Frequncy scaling is supported on Pentium III with two voltage modes,
used by SpeedStep as power state low and high.
The driver will switch into low power state by reduceing voltage
and frequency of the CPU. The factor depends on the processor itself, but
will always reduce power consumtion about 1/2.
.Pp
The user can manually control CPU frequncy with the
.Xr sysctl 8
program accessible through:
.Bl -tag -width usscanner -offset indent
.It machdep.speedstep = [0/1]
.El
.Sh SEE ALSO
.Xr cpu 4 ,
.Xr isa 4 ,
.Xr pci 4 ,
.Xr apmd 8 ,
.Xr sysctl 8
.Sh HISTORY
The
.Nm
driver first appeared in
.Fx 5.5 and then in
.Nx 4.0 .
.Sh AUTHORS
.An -nosplit
The current
.Nm
driver was written by
.An Bruno Ducrot.
It was ported to
.Nx
by
.An Jared D. McNeill Aq jmcneill@netbsd.org .
--------------000903060307020601070004--