Manuel Bouyer said;
... I'm waiting for a debugged and useable hardware platform first (and also for the mips64 branch to be merged in HEAD - even though TSAR is 32bits, there is work being done on SMP is valuablefor us :).
VIPT cache safe UVM would be equally break though for MIPS processors. Toru Nishimura / ALKYL Technology