Port-sparc archive
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index][Old Index]
Re: Clock of cpu1 (and more) is shown incorrectly at boot in multiprocessor in -current
On Wed, 4 Jun 2014 09:02:26 +0200,
Martin Husemann <martin%duskware.de@localhost> wrote:
>> After I upgraded to -current, I found a simple problem that clock
>> of the second CPU is not correct on boot message. It's 1000 times
>> faster than actual clock. WoW; It's superspeed SPARC v8 :-)
>
> Hah, never noticed that:
>
> cpu0 at mainbus0: mid 8: RT620/625 @ 180 MHz, on-chip FPU
> cpu0: 512K byte write-back, 32 bytes/line, sw flush: cache enabled
> cpu1 at mainbus0: mid 10: RT620/625 @ 180000 MHz, on-chip FPU
> cpu1: 512K byte write-back, 32 bytes/line, sw flush: cache enabled
I also noticed more than one week after I upgraded to -current ;-)
Thank you.
Lecturer / Faculty of Software & Info. Sci., Iwate Prefectural Univ.
Nobuyoshi Sato, Ph.D / nobu-s%iwate-pu.ac.jp@localhost / +81-19-694-2612
Home |
Main Index |
Thread Index |
Old Index